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ABSTRACT 
The increasing penetration of line-commutated power diode and thyristor 
rectifiers into the grid power system is becoming a problem in transmission and 
distribution lines due the harmonic and reactive currents they inject to the grid 
system. Therefore, three-phase pulse width modulation (PWM) ac-dc converters are 
becoming more and more attractive for replacing the line-commutated rectifiers in 
the utility-interface applications. With a proper control technique, the PWM ac-dc 
converter is able to reduce the harmonics in the line currents. This leads to the 
achievement of almost sinusoidal input currents and provides controllable de-link 
output voltage, unity power factor operation and regeneration capability. These 
features are not necessarily achieved under non-ideal operating conditions such as 
unbalanced, distorted and disturbed grid supply. 
This thesis investigates a virtual flux control for reducing the number of sensors 
in the direct power control (DPC) and the voltage oriented control (VOC) of a three 
phase PWM ac-dc converter. The use of input ac voltage sensors to measure the grid 
voltage for synchronization and estimation of input instantaneous active and 
reactive powers is avoided by applying a virtual flux concept in the new proposed 
control schemes. The virtual flux control technique is used to extract the grid voltage 
information from the converter switching states, de output voltage and line currents. 
A virtual flux direct power control (VFDPC) utilizing an improved virtual flux 
estimator and a newly designed switching look-up table, is proposed in this thesis. 
ii 
The switching look-up table is developed based on the instantaneous power 
derivative method which relies on the sign and magnitude of the change in 
instantaneous active and reactive powers. In this way, the switching table is able to 
choose the best converter voltage vector in order to ensure smooth control of active 
and reactive powers. 
Furthermore, a new virtual flux oriented control (VFOC) technique is proposed 
so that the ac-dc converter operates with a fixed switching frequency. The VFOC 
control structure is developed by using a newly derived mathematical model of the 
three phase ac-dc converter incorporating the estimated virtual flux components. 
Subsequently, the proposed VFOC is able to include the decoupling network and 
feed-forward control components to enhance the converter performance during the 
grid and load disturbances. 
It has been confirmed through simulation and experiment that the proposed 
VFDPC and VFOC are able to produce three phase sinusoidal input currents with low 
total harmonic distortion, near unity power factor and adjustable de-link output 
voltage under balanced and non-ideal conditions of the input voltage supply. 
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Introduction and State of the Art Review 
1.1 Introduction of the Three Phase Front-end AC-DC Converter 
Research in the area of power electronics and its applications has been carried 
out for more than five decades following the introduction of the transistor and 
thyristor devices in the 1950s. However, the research is still being intensively and 
progressively carried out by numerous investigators in many universities and 
industries. For a long time, the emphasis of the research in electrical machine drives 
system has been put on the machine inverter and its control, while the ac to de 
rectification has been realized by a diode bridge rectifier or a line-commutated 
phase controlled thyristor bridge rectifier. Although both rectifier topologies offer a 
high reliability and simple structure, they also have major inherent drawbacks. A 
general electrical machine drives configuration, utilizing three phase diode rectifier 
and 2-level inverter is shown in Figure 1-1. The diode bridge rectifier generates 
uncontrolled de-link output voltage, low power factor and the power flow is 
unidirectional. Furthermore, the input current of the diode rectifier is highly 
distorted and has significant harmonic contents [1-2]. An experimental waveform of 
the phase a three phase diode rectifier current as revealed by Figure 1-2, gives 
confirmation that the three phase diode bridge rectifier generates significant current 
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total harmonic distortion which might be injected back to the grid system, thus 
decreasing the quality of grid supply. 
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Figure 1-2: Waveforms at the three phase diode rectifier side. Left:- From top 
to bottom; phase a grid voltage (60V fdiv), phase a input current (O.SA/div), 
de-link output voltage. Right:- Harmonic spectrum of the phase a grid current 
Even though regulation of the de-link output voltage of the thyristor bridge 
rectifier can be achieved by controlling appropriately the thyristor switching firing 
angle, the total harmonic distortion (THO) of the line current is still relatively high 
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[3] . Reversing power flow from the de side to the ac side is possible by reversing the 
polarity of the de voltage. However, polarity reversal is not allowed since the 
electrolytic capacitor is typically used in the de-link of a voltage source converter. 
Bidirectional power flow without de voltage polarity reversal is possible by 
connecting two thyristor bridges in anti-parallel. Consequently, the number of the 
power switches is doubled which will increase the size and cost of the whole system. 
High level of harmonic distortion in the line currents and low power factor has 
negative impacts on the whole power electronic system. The high harmonic currents 
produced by nonlinear operation of the power switches can interact adversely with 
a wide range of power system equipment, particularly the capacitors, transformers, 
generators and transmission lines, which will result in increasing the volt-ampere 
rating of that equipment, causing additional losses such as overheating and 
overloading. Excessive line currents above rated value might trip off the protective 
relays which will interrupt the power grid system. These harmonic currents may 
also generate electromagnetic interference (EM I) which will affect customers of the 
power system, particularly those who use sensitive electronic equipment. 
International technical organizations and government agencies have introduced 
standards and regulations such as IEEE-519 in North America and IEC-61000 in the 
European Union, to maintain the voltage and current quality of utility grids at 
accepted levels [4]. In order to meet these standards and to improve the power 
quality, the usage of harmonic compensation techniques which can be realized 
either by using passive filters [S-6], active filters or hybrid filters [7-8], are normally 
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employed along with the conventional diode and thyristor rectifiers especially in 
large power rating and already existing installation facilities. However, these 
additional devices require extra cost are bulky and have significant losses, which 
reduce efficiency of the whole power conversion system. 
Another way to improve the power quality is by applying the so-called power-
factor correction (PFC) methods [9-10]. The PFC is able to mitigate the current 
harmonics, improve the power factor and generate a stable de-link output voltage. 
There are many different topologies with different configurations of ac-dc converter 
which can be used to implement PFC control schemes such as boost, buck, buck-
boost and multilevel ac-dc converters [4, 11]. Each converter topology has different 
working principles, capabilities and control strategies. In general, the high 
performance PFC converter feeding the electrical machine inverter drives system 
should offer following features and abilities: 
i) Nearly sinusoidal input current with low total harmonic distortion. 
ii) Bidirectional power flow capability to fulfill power regeneration capability. 
iii) Controllable de-link output voltage so that the de output voltage is well 
regulated at a desired reference level. 
iv) Adjustable power factor to achieve unity power factor operation. 
v) Reduction of transformer power rating and cable size due to unity power 
factor operation. As a result, the total cost of the drives system will be reduced. 
vi) Less sensitivity to line voltage variation and load change. 
vii) Reduction of de-link capacitor. 
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The three phase voltage source ac-dc converter as shown in Figure 1-3 offers 
additional advantages above other PFC converter topologies. The topology consists 
of six insulated gate bipolar transistors (IGBTs). Each IGBT is connected to an anti-
parallel fast recovery power diode. With proper control strategy and switching 
technique, this topology is able to fulfill most of the PFC requirements in variable 
speed drives applications. Besides those advantages offered by this type of 
converter, the ac-dc converter has poor immunity to shoot-through faults. The 
shoot-through faults can be eliminated by implementing dead-time control to the 
switching technique. The dead-time control will ensure that the two IGBTs on the 
same leg are not turning on at the same time. 
Machines 
Figure 1-3: Front-end three phase ac-dc converter in electrical machine drives 
system 
The term of an ac-dc converter used in this thesis is also known as pulse width 
modulated (PWM) voltage source rectifier (VSR). Subsequently, PWM VSR is a 
voltage source converter (VSC) that converts the ac voltage and current into the de 
voltage and current via series of line inductances and transistor switching devices. 
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In some literatures, the voltage source ac-dc converter is also mentioned as active 
rectifier or front-end boost type rectifier. 
1.2 Review of the Control Techniques for the Three-Phase AC-DC 
Converter 
The performance of the complete converter system is highly dependent on the 
quality of the applied control technique being used. Various control strategies have 
been proposed in recent works on the three phase ac-dc converter (9, 12-13). Each 
of the control strategies has to fulfill basic requirements of the front-end ac-dc 
converter such as low harmonic distortion of the input current, unity power factor 
operation, good dynamic response and regulation of the de-link output voltage. 
Although the objectives of the control schemes are same, their principles and 
approaches in controlling the converter are different. 
1.2.1 Phase and Amplitude Control (PAM) Technique 
Controllers for the PWM rectifier based on phase and amplitude (PAM) control 
strategy have been reported by several researchers (9, 14-16]. The PAM control 
method works by controlling and adjusting the angle and the magnitude of the 
current template waveforms. Regulation of the de-link output voltage and 
adjustment of the power factor are obtained by changing the amplitude of this 
current template and its phase shift with respect to the main voltage supply. A block 
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diagram of the voltage source current controlled PWM rectifier utilizing the PAM 
control method is shown in Figure 1-4. 
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Figure 1-4: Voltage source current controller PWM rectifier utilizing Phase 
and Amplitude (PAM) control technique 
A feedback voltage control loop is required to regulate the de-link voltage. The 
de voltage V0 is compared with a reference Va ,r ef to obtain the error signal "e". 
Subsequently, this error signal will be used to generate a current template 
waveform. The template has a shape of a sinusoidal waveform with the same 
frequency as the main supply and is used to produce the PWM pattern for the 
converter switching device. The amplitude of the current reference template[, is 
computed using the following equation: 
(1.1) 
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where Gc is shown in Figure 1-4, and represents a controller such as PI, P, Fuzzy 
Logic, or other control technique. The sinusoidal waveform of the current template 
is obtained by multiplying f with a sine function, with the same frequency of the 
mains, and with the desired phase shift angle [9]. The converter control is achieved 
by measuring the three phase currents and forcing them to follow the sinusoidal 
current reference template, lg,i,ref (i = a, b, c) whose amplitude is given by equation 
(1.1). Standard modulation techniques such as sinusoidal pulse width modulation 
(SPWM), space vector modulation (SVM), and hysteresis band (HB) can be used by 
the converter control system to generate the switching pulses. One major problem 
arises with the rectifier control system, because the de-link voltage feedback control 
loop utilizes a PI controller that can produce instability [15). Therefore, it is essential 
to analyze this instability problem during the initial design of the rectifier system so 
that the PI controller can be tuned appropriately. 
1.2.2 Voltage Oriented Control (VOC) Technique 
PWM rectifiers can be also controlled by the control strategies analogous to the 
control methods of induction or synchronous machines [17),[18). In general, the 
control schemes associated with the PWM rectifier can be classified into two types: 
i) Voltage oriented control (VOC) [19-21) 
ii) Direct power control (DPC) [22-24] 
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VOC is similar to the field-oriented control of the induction motor, where the VOC 
method is able to produce high dynamic and static performances through the usage 
of internal current control loops and an outer voltage control loop. VOC is based on 
the rotating synchronous reference frame orientation with respect to the grid line 
voltage vector. By transforming the three phase quantities to appropriate de 
components, the proportional and integral (PI) controllers are able to lead the 
estimated dq current components to the desired reference values with zero steady 
state error [20, 25). The d-axis reference current fg,d ,ref is controlled to perform the 
de-link voltage regulation while the reference current in q-axis fg,q,ref is controlled 
to obtain a unity power factor. Figure 1-5 illustrates the VOC principle involving the 
use of the rotating synchronous reference frame. In a particular operating condition 
such as unity power factor operation, the synchronous transformation is oriented so 
that the d-axis is aligned with the grid voltage vector Eg,dq as shown in Figure 2-6. 
Two PI regulators in the internal current loops compensate any existing current 
errors by generating an appropriate converter control voltage vector, which is 
transformed back to the phase quantities and used as the input signals by the pulse 
width modulator to generate the switching signals to the power switch devices. 
Although the VOC approach is able to make the input currents track the reference 
currents, the PI current regulators do not work well as rapid tracking controllers for 
the couple system [21). Equations (1.2) and (1.3) show that the voltage equations of 
three phase PWM rectifier in the dq-frame are dependent due to the cross-coupling 
terms which are given by wLfg,q and wLI9 ,d: 
L fg,a IGBT Power Circuit 
fg,b JO "0 C1l 0 -l fg,c 
Figure 1-5: Structure of Voltage Oriented Control (VOC) in a rotating 




In order to apply independent controllers for the two coordinate components, 
the influences of the q-axis on the d-axis component and the d-axis on the q-axis 
component have to be removed. A decoupling network using the block containing 
wL information can be used to minimize the coupling effects [21, 26-27]. In addition, 
the measured grid voltages denoted by Eg,d and Eg ,q can be effectively utilized as 
feed-forward control signals for reducing the effect of grid voltage disturbance to the 
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PWM rectifier operation. The parameters of the two PI regulators can be calculated 
based on the designed methods presented in [17, 28]. Poles and zeros of the 
compensator should be located with the intention to achieve sufficient stability 
margins so that the system produces good steady-state and dynamic performances. 
The de output voltage regulation is typically implemented with a PI regulator in the 
feedback control loop. The PI regulator provides the value of Id,ref• while Iq ,ref is 
fixed to zero in order to obtain unity power factor. A better dynamical performance 
in the de-link voltage can be achieved by feed-forward compensation by calculating 
the power in the de-link [29-30]. 
1.2.3 Direct Power Control (DPC) Technique 
The direct power control (DPC) strategy for the PWM rectifier is the most 
interesting emerging control technique which is derived from the basic idea of 
Direct Torque Control (DTC) of induction machines [20], [22]. Similar to the DTC 
scheme, there are neither internal current control loops nor a pulse width 
modulator to control the PWM rectifier. Instead, DPC regulates the line currents and 
de-link output voltage by controlling the input instantaneous active and reactive 
power. The three phase supply voltage and current are measured to estimate the 
instantaneous active and reactive powers. Subsequently, the command active power 
Pre f and reactive power Qre f are compared with the estimated active P and reactive 
Q power values via two hysteresis controllers. The two hysteresis controllers 
operate based on P and Q error quantities. The digitized output signals of the 
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hysteresis controllers and a grid voltage vector angle position are used to select the 
appropriate switching function for the PWM rectifier according to the switching 
look-up table. A block diagram of the DPC control structure is shown in Figure 1-6. 
fg,a 
fg,b 
Instantaneous Active and 
Reactive Power 
Calculation, Grid Voltage 
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The accurate and fast estimation of the active and reactive power is highly 
required in DPC to achieve satisfactory performances. This is because inaccurate 
power estimation results in an incorrect selection of voltage vectors. Based on the 
measured grid voltages and currents, the power estimation can be performed either 
based on three phase quantities such as [31] : 
(1.4) 
-- - --------------- ----- ------ --------- ----
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or using stationary a,B-coordinates: 
(1.6) 
(1.7) 
The DPC method excludes the necessity of synchronous reference frame 
transformation thus reducing the computational effort of the digital microprocessor. 
Besides less computational burden, a simple implementation and extremely fast 
dynamic response are frequently mentioned in the literature as the main advantages 
of DPC. However, the DPC requires high sampling frequency to obtain satisfactory 
performances. In addition, the required number of sensors w ill increase since grid 
voltages and currents have to be measured to calculate input active and reactive 
powers given in equations (1.6) and (1.7). A large number of sensors will increase 
the cost and reduce the reliability of the system. 
Noguchi et al. [22] propose the use of a grid voltage vector estimation method in 
order to estimate the power and at the same time reduce the tota l number of 
implemented sensors by eliminating the grid voltage sensors. The grid three phase 
voltage is estimated by adding the voltage across the line filter inductors to the 
rectifier pole voltage and then calculating the active and reactive powers from 
equations (1.4) and (1.5), respectively. Thus, the instantaneous values of active and 
reactive powers are estimated by the new equations given by: 
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The first part of both equations represents the power in the line filter inductors and 
the last part corresponds to the power of the PWM rectifier. 
The digital implementation of equations (1.8) and (1.9) has some drawbacks. If 
the calculation was made at the moment of switching devices changing their 
switching states, large errors in the calculation of both active and reactive power 
will occur due to the current ripples. Therefore, the calculation of the differential 
current expression of equations (1.8) and (1.9) should be avoided at the moment of 
the switching transition. Moreover, it is essential to reduce the line current ripples 
by employing relatively large filter inductance and performing the calculation of the 
current differential with very high sampling frequency which is above the average 
switching frequency of the PWM rectifier in order to reduce the level of distortion in 
the converter system. 
A power estimation method based on the concept of the virtual flux is 
introduced in [23]. The power estimation is much simpler since no differentia l 
operations are involved. Subsequently a lower sampling frequency can be used by 
the controller. The key element of the virtual flux based control is the estimation of 
the grid and converter virtual flux. Because of an inherent relationship between the 
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stator flux estimation in machine drives application particularly in DTC and the 
converter virtual flux estimation in DPC, the ideal integrator that is used to calculate 
the converter virtual flux might generate problems, such as the integration drift and 
initial condition problems [32-34]. Therefore, a low-pass filter normally replaces the 
pure integrator. However, a simple low-pass filter reduces the controller system 
performance because it produces errors in phase and magnitude of the estimated 
virtual flux components. 
The converter average switching frequency is directly related to the upper and 
lower bands of the hysteresis controllers. The rate of change of active and reactive 
power flowing via the ac-dc converter system depends on the operating conditions 
such as grid voltage and frequency, line filter inductance, switching look-up table 
design and magnitude of de-link voltage. Consequently, the DPC method utilizing 
hysteresis controllers produces variable switching frequency which results in 
unpredictable and wide spread harmonic of the line current. Thus, the maximum 
capabilities of the rectifier are not fully utilized. These weaknesses can be eliminated 
by replacing the hysteresis comparators and the switching table by PI controllers 
and a space vector modulation (SVM) approach, as proposed in [35]. The approach 
which is named as SVM-DPC produces fixed switching frequency and good steady 
state performance, however its performance might degrade during transient 
operation and grid voltage disturbance since no decoupling network and feed-
forward components are introduced in the SVM-DPC scheme. 
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1.2.4 Variation of Control Techniques 
Many other control techniques have been presented in the literature due to the 
availability and continuous development of powerful and fast microprocessors. The 
control techniques include the use of predictive control scheme [36-37] and fuzzy 
logic-based control [38-39]. Increases in the complexity of the converter control 
implementation diminish the uncomplicated control structure in the previous 
mentioned control schemes particularly the DPC which operates without an inner 
current controller and pulse width modulator. 
The ac-dc converter is sometimes required to operate under unbalanced grid 
supply. Unbalanced three phase input supplies are quite common in power systems, 
particularly in a weak ac system. This is a phenomenon appearing in a three phase 
system, in which the root mean square (RMS) of the phase voltages or the phase 
angle between consecutive phases is not equal in magnitude. Unevenly distributed 
single phase load, particularly the fluorescent lighting load in a large scale building 
can cause unbalanced operating conditions. Short-circuit faults in different points of 
the power system, and nonsymmetrical transformer windings in a distribution 
network can also create an unbalanced supply voltage. Although faults in the utility 
line tend to last for a relatively short duration of time, they might bring in serious 
unbalanced operating conditions and degrade the converter control system 
performance [ 40] . 
An investigation of ac-dc converter under unbalanced input voltage conditions 
is presented in reference [41]. The mathematical analysis shows that the input 
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voltage imbalance generates low frequency harmonic components in the input and 
output currents of the ac-dc converter. The unbalanced ac input current generates 
even harmonic components in the order of 2, 4, 8, and so on in the de output current 
as well as the de output voltage. Consequently, the de-link voltage oscillation 
provokes low order harmonics in the current injected back into the grid. The 
interaction between the harmonic components of the de output voltage and the 
converter pole voltage creates odd harmonic components in the input ac current 
[ 42]. Consequently, these harmonic components will increase the total harmonic 
distortion (THO) of the ac input current significantly. 
The second order harmonic is of more concern since it has a significant impact 
in determining the size and rating of the output capacitor. This is because the second 
order harmonic has relatively large amplitude that will increase the de-link ripple 
voltage and current which, in turn, increase the size and rating of the de-link 
capacitor required to maintain the de ripples within acceptable limits. 
A general model of the ac-dc converter for compensating the effects of 
unbalanced network is given in reference [ 43]. The second order harmonic of the de-
link output voltage is minimized by controlling the negative-sequence current along 
with the positive-sequence current in the positive synchronous reference frame 
(SRF). A negative-sequence current appears as a 120 Hz ac component (for a 60Hz 
grid system) in the positive SRF. This implies that both the reference currents and 
the measured currents consist of 120Hz ac components in the positive SRF. The 
control bandwidth therefore, needs to be large enough to accommodate the 120 Hz 
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current command. Due to the physical limitation in hardware implementation such 
as digital sampling time, time delay and converter switching frequency, a high gain 
of the current controller may cause instability, and thus the current bandwidth 
cannot be simply extended. In addition, if the current control loops bandwidth is 
larger than 120 Hz, a significant amount of phase delay at 120Hz results in 
unsatisfactory tracking capability. 
In references [44] and [45], a method to reduce the level of current 
harmonics that are injected into the grid or supplied to the load for active filter and 
uninterruptible power supply (UPS) applications is proposed. The method employs 
the transformation of the selected harmonic components into their own individual 
synchronous reference frame. As a result, these components will appear as de 
quantities in their own reference frame, and consequently, the PI controller is 
sufficient to produce a zero-state error. Subsequently, the selected harmonic 
components can be controlled individually by the proposed control method. 
In case of reducing the harmonics from heavily distorted current, a multi-
resonant current control (MRCC) method is applicable [46].[47]. An MRCC method 
consists of several resonant controllers with each of them tuned to a particular 
harmonic frequency, which results in a zero steady-state error for each frequency. 
However, these controllers require computationally complex operations. 
In conclusion, the non-ideal conditions such as unbalanced, distorted and 
disturbed three phase grid voltage supply have negative impacts to the performance 
and size of a c-dc converter system. The increasing magnitude of low order harmonic 
-- ------------------- ------------------------
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components in the input and output sides of the converter necessitates the use of a 
larger input filter inductor and output filter capacitor to reduce the odd and even 
order harmonics at the ac input and de output sides, respectively. As a result, the 
controls of an ac-dc converter need additional investigation to mitigate those 
negative impacts during voltage unbalance and disturbance conditions. In the mean 
time, the implementation of the particular control scheme is able to reduce the total 
cost of a c-dc converter system without sacrificing the converter performances. 
1.3 Thesis Objectives and Organization of the Thesis 
The objective of this thesis is to propose and improve the new control 
techniques for grid connected front-end three phase ac-dc converters with a 
reduced number of sensors, while preserving the features and abilities of high 
performance front-end ac-dc converters. Two control methods are extensively 
studied, analyzed and modified to achieve this objective. The direct power control 
(DPC) and the voltage oriented control (VOC) are adapted from direct torque control 
(DTC) and field oriented control (FOC) of the induction machine. The use of input ac 
voltage sensors to determine the grid voltage vector angle for synchronization and 
estimate the input instantaneous power is avoided by applying a virtual flux concept 
in the control schemes. 
This thesis consists of six chapters and is organized as follows : 
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Chapter! is the introduction of the thesis. Main problems of line-commutated 
rectifiers are highlighted. A technology overview of the front-end a c-dc converter is 
given, including a literature review of the control methods on bidirectional PWM 
ac-dc converters under balanced and unbalanced operating conditions. Finally, the 
thesis objectives and contributions are also presented in this chapter. 
Chapter 2 discusses in detail the topology and working principles of the 
bidirectional PWM ac-dc converter used in this work. Derivations of the ac-dc 
converter mathematical models in three types of reference frames, namely abc, 
stationary and rotating synchronous reference frames are discussed in detail. 
Chapter 3 presents the development and implementation of the proposed 
Virtual Flux Direct Power Control (VFDPC) method for the PWM ac-dc converter. 
An improved virtual flux estimation technique and a systematic approach in 
developing a new switching look-up table for the VFDPC are explained and 
discussed in detail. Simulation and hardware implementation results under 
balanced and non-ideal grid conditions are also presented in this chapter. The 
theoretical arguments and simulation results are verified and confirmed with the 
experimental results. 
Chapter 4 proposed another new control technique which is able to produce a 
fixed switching frequency with good control performance both in steady state and 
transient conditions. The control technique namely, Virtual Flux Oriented Control 
(VFOC) is developed by adapting the knowledge behind the VFDPC and Voltage 
Oriented Control (VOC) techniques. Simulation and experimental results, under 
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balanced and non-ideal grid conditions are presented in this chapter. Moreover, 
the steady state and dynamic performances of the proposed VFOC are also verified 
and evaluated. 
Chapter 5 describes the development of experimental set-up including a 
hardware prototype of the PWM ac-dc converter used in the study. The main 
components of the experimental set-up, which centered around the TMS320F240 
Digital Signal Processor (DSP), are presented and described. 
Chapter 6 summarizes the work presented in this thesis and addresses the 
major contributions of this research work. Possible directions of further research 
on this work are also suggested. 
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Chapter 2 
Three Phase Bidirectional Pulse Width Modulation AC-
DC Converter - Topology, Operation and Mathematical 
Models 
2.1 Introduction of the Three Phase Pulse Width Modulation AC-DC 
Converter 
Three phase pulse width modulation (PWM) voltage source ac-dc converters or 
voltage source rectifiers (VSRs) are increasingly attractive in utility-interfaced 
applications such as high performance electrical machine adjustable speed drives, 
active filter and uninterruptible power supply due to the following advantages. The 
ac-dc converter provides low harmonic content in line currents which leads to the 
achievement of almost sinusoidal input currents, controllable power factor, 
adjustable de-link voltage, regeneration capability, and excellent steady state and 
dynamic performance. The converter must be controlled properly in order to 
achieve proper power flow regulation in the power conversion system. A deep 
understanding of the converter system operation and characteristics is required for 
developing the converter mathematical model and designing the control system. 
This chapter introduces and presents a topology, basic operation and mathematical 
model of the PWM ac-dc converter in different reference frames. 
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2.2 Topology and Operation of the Three Phase Pulse Width 
Modulation AC-DC Converter 
The topology of the three phase voltage source bidirectional ac-dc converter is 
shown in Figure 2-1. 
Figure 2-1: Topology of the three-phase bidirectional ac-dc voltage source ac-
dc converter 
The converter is connected to the three phase power supply via an inductor L and 
internal resistance R for each phase. The three phase voltage supply is denoted by 
Eg,a, Eg,b and Eg,c· Three identical line inductors indicated by La, Lb, and Lc act as line 
filters for smoothing the line currents with minimum ripples. Each inductor has an 
internal resistance which is denoted by Ra, Rb, and Rc. A part of reducing the total 
harmonic distortion (THO) of the line currents, the inductors also provide the boost 
feature of the converter. Six insulated gate bipolar transistors (IGBTs) with anti-
parallel fast recovery diodes, are used as the converter bidirectional switches. The 
IGBT switches have features of high power rating, simple gate drive requirement 
and suitablity for high frequency applications. The IGBT is "on" when the gate signal 
is "1" and "off' when the gate signal is "0". Both transistors in the same leg cannot be 
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turned "on" at the same time to avoid shoot-through fault current flowing in that 
particular leg. Three legs, with each leg consisting of two identical IGBTs, can 
produce 64 possible converter switching states. However, only 8 switching states 
are used to operate the converter. This is due to the fact that both transistors in the 
same leg cannot be turned "on" at the same time. Six switching states produce active 
vectors and another two switching states produce zero vectors. Figure 2-2 shows 
the eight permitted switching states configuration for the converter. 
a) Zero vectors: 
b) Active vectors 
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Vs(Sa=O, Sb=O, Sc=l) V6(Sa=l, Sb=O, Sc=l) 
a lob 1°~1 I+ ~~ lo:t I+ Vdc Vdc 1~1 ro [o ~,L lo I - I -
Figure 2-2: Switching states of three phase PWM ac-dc converter 
The output of the three phase PWM ac-dc converter is connected to the 
capacitor bank C and load. This capacitor bank is used to minimize the ripple of the 
de output voltage as well as output current. A minimum de-link voltage is required 
for proper operation of the rectifier. The de-link voltage must be able to keep the 
anti-parallel diodes across IGBTs blocked. Therefore, the de-link output voltage has 
to be always higher than the peak of de voltage generated by the conventional three 
phase diode rectifier. Generally, the average value of de output voltage of the three 
phase diode rectifier can be calculated by equation (2.1) [48]. It should be noted that 
this equation does not take into account any voltage drops across the line inductors 
and the diodes. 
Vdc >:::: 1.35£LL(rms) (2.1) 
Subsequently, the minimum de-link voltage Vdc min should be selected so that it 
fulfills the requirement of equation (2.2). 
Vdc m in > 1.35ELL(rms) = 1.35 X .J3EPhase(rms) (2.2) 
The basic operation of the PWM rectifier in steady-state can be understood by 
analyzing a single-phase representation of the rectifier circuit as shown in Figure 
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2-3. L and R represent the line inductor and its internal resistance respectively at 
phase a. Eg ,an is the grid phase voltage vector and Vconv,an is the converter pole 
voltage vector. The magnitude of Vconv,an is controllable and depends on the 
modulation index of the switching strategy, the de-link voltage level and the 
switching states of the converter. 
V conv,an 
Figure 2-3: Per-phase equivalent circuit for the three phase PWM rectifier 
The voltage vector equation in steady-state with the supply voltage as a reference 




Therefore the total power transfer equation between the ac side and the de load side 
in steady-state can be written as: 
{ 
o (Eg,anLOo - Vconv,anL - (j)*} 





ZLy = R + jwL (2.7) 
Subsequently, equation (2.6) can be extended to 
P = 3 ('EJ.an l ( ) _iEg,an liVcanv,an i (~ + )) ac IZI COS Y IZI COS u y (2.8) 
By considering the line resistance to be much smaller than the inductive impedance 
( R « wL), the R can be neglected. Therefore, if an angle of the inductive impedance 
y is approximately 90°, the power transfer equation of (2.8) can be simplified and 
written as : 
(2.9) 
Equations (2.8) and (2.9) show that by maintaining a certain magnitude of the 
converter pole voltage Vcanv,an and its phase shift angle o relative to the ac supply 
voltage vector angle, the power flow can be maintained in order to produce the 
desired output de voltage and the line current at the preferred power factor. In this 
way, the phase and amplitude of the line current can be controlled indirectly by 
controlling the phase angle and amplitude of the converter voltage Vconv,an· The 
average value and direction of the de output current Ide is subject to control which is 
proportional to the active power conducted through the converter. The reactive 
power can be controlled independently by shifting the fundamental component of 
grid line current 19,a with respect to the grid phase voltage E9,a. 
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Figure 2-4 presents the converter general phasor diagram for both rectification and 
regeneration modes when unity power factor is required. The rectification mode is 
obtained when the converter operates as a rectifier, meanwhile the converter works 
as an inverter during the regeneration mode. The figure shows that the converter 
voltage vector Vcanv,an is slightly higher during regeneration which is normally up to 
3% higher than during the rectification mode [49]. 

















Figure 2-4: General phasor diagram for the voltage source converter during 
different operating conditions: 
a) Rectification at unity power factor b) Regeneration at unity power 
factor 
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2.3 Mathematical Model of PWM AC-DC Converter under Balanced 
Operating Conditions 
Mathematical models of the three phase PWM rectifier can be used to perform 
and simplify the analysis on the rectifier control system. The mathematical models 
of the ac-dc voltage source converter in stationary and synchronous reference 
frames are presented in [19]. In general, the models of the PWM rectifier can be 
divided into three reference coordinates or reference frames which are; natural or 
abc-reference frame, stationary a,B-reference frame and synchronously rotating dq-
reference frame. All models are developed by assuming that the rectifier is operating 
under a balanced three phase three-wire system, and the power switches are ideal. 
The three phase voltage source and line currents for a balanced three phase, three-
wire system can be written as: 
Eg,cn = Em cos ( wt + 
2
;) 








where Em, lm and w represent amplitude of the phase voltage, line current and 
voltage angular frequency, respectively with assumption that the total of the line 
currents is zero: 
lg,a + lg,b + lg,c = 0 (1.16) 
Equations in (2.10)-(2.15) can be transformed to the apreference frame and the dq-
reference frame by using the transformation matrix equations given in (2.17) and 
(2 .18) respectively. 
[~x:0 ] = ~3 
[Xa] 2 [ 1 Xp -- 0 
Xo 3 1/2 
- 1/2 - 1/2] [X l 
J3/2 - J3/2 x: 











The stationary afJ components can be transformed into the stationary abc-reference 
frame components by using: 






Subsequently, the rotating dq components can be also transformed into the 
stationary abc-reference frame components by the transformation matrix equation 
shown in equation (2.20): 
cos(8) 
cos ( e - 231f) 
cos ( e + 231f) 
-sin( e) 
-sin (e- 2;) 
-sin ( e + 231f) 
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(2.20) 
The relationship between all three reference frames can be clearly understood 
by referring to the vector diagram as shown in Figure 2-5, where x represents either 
voltage, current, or flux linkage (in machine applications), and e is the angular 
displacement between the a-axis and d-axis of the three phase and two phase 
reference frame, respectively. The three phase variables, Xa, xb and Xc are in the 
fixed or stationary reference frame which does not rotate in space whereas the two 
phase variables, xd and Xq are in the synchronous reference frame whose direct (d) 
and quadrature (q) axes rotate in space at the synchronous speed W e- The speed W e 
is the angular electrical speed of the grid supply voltage or the speed of the rotating 
magnetic field of the motor, given by 
W e = 2rrfe (2.21) 
where fe in the frequency of the grid voltage supply. The angle e can be calculated 
from 
(2.22) 
• ,8- axis 
c - axis 
Figure 2-5: Vector diagram showing the relationship between different 
reference frames 
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When the rotating speed W e of the dq-axis reference frame is set to zero, the direct d-
axis and quadrature q-axis will coincide with the a-axis and ,8-axis of the stationary 
a,B-reference frame, respectively. Consequently, the dq-axis becomes stationary in 
space. A transformation of the three phase variables to the two phase variables in 
the stationary a,B-reference frame can be obtained by setting Bin equation (2.18) to 
zero. 
Figure 2-6 illustrates a general vector diagram of the grid supply voltage and 
the line current for the three phase VSR. The line current vector lg ,d q is in the dq-axis 
synchronous reference frame. Assuming that lg ,dq rotates at the same speed as that 
of the dq-axis frame, the line current angle f/J, which is the angle between lg,dq and 
the d-axis, is constant. The resultant dq-axis current components, denoted by lg ,d 
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and lg,q• are of de signals. Therefore, the transformation of abc-reference frame to 
dq-reference frame can be utilized to simplify the simulation, controller design, and 
digital implementation of an a c-dc converter system, where a three phase ac signal is 
represented by a two phase de signal. 





Figure 2-6: Vector diagram of three phase voltage source rectifier 
A PWM rectifier is normally employed to produce unity power factor operation. 
The unity power factor (UPF) condition is achieved when the grid line current vector 
lg,dq- is in phase with the grid voltage vector Eg,dq- Therefore, if the rectifier 
controller is developed using a grid supply voltage oriented synchronous rotating 
dq-reference frame, the reference value of the quadrature line current 19, q depicted 
in Figure 2-6 is set to zero to achieve UPF operation. 
By using matrix transformation as shown in equation (2.17), the input supply 




The input voltage in the dq-synchronous reference frame can be expressed by: 
Eg,d = j EJ,a + E~./1 = Em (2.25) 
Eg,q = 0 (2.26) 
2.3.1 Model of PWM Voltage Source Rectifier in Three Phase abc-
Coordinates 
The voltage equation for a balanced three phase and three-wire system can be 
written as 
Eg,abc = VR,abc + VL,abc + Vconv,abc (2.27) 
where Eg,abc is the grid supply three phase voltage vector, VR ,abc is the total voltage 
drop vector across line resistor and internal resistance of line inductor, VL,abc is the 
line inductor voltage drop vector and Vconv,abc is the converter pole voltage vector. 
The line to neutral voltage equation of (2.27) can be represented in a matrix form as 
shown in (2.28): 
g ,an g,a d g ,a conv,an 
[£ l [/ l [/ l ["' l Eg,bn = R fg ,b + L dt fg ,b + Vconv,bn 
Eg,cn fg ,c fg ,c Vcon v,cn 
The phase voltages at the poles of the converter are equal to : 










Sa,b,c are the switching states of the converter and, Vdc is the de-link output voltage. 
The value of switching coefficients swa, swb and swc are assumed to be 0, (± 1/3) or 
(± 2/3), depend on the converter switching states. 
The equation (2.27) can be also used to represent the line to line voltage of the 
ac-dc converter system. Sometimes, it is essential to know the converter pole line to 
line voltages for the analysis purpose. The line to line voltage at the converter poles 
can be calculated by using: 





The combination of equations (2.28)-(2.34), and (2.38) can be used to develop a 










-/, I' I v,,., 
sC 
Figure 2-7: Block diagram of the VSR in three-phase abc-coordinates 
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2.3.2 Model of Three Phase PWM Voltage Source Rectifier in Stationary 
ap-Reference Frame 
In order to simplify the analysis of the converter, it is useful to present the VSR 
model in a two-axis coordinate system. The voltage and cur rent equations in the 
stationary a,B-reference frame are obtained by applying a t ransformation matrix of 
(2.17) in equations (2.28) and (2.38). After transformation, both equations can be 
wr itten as : 
[Eg,a] = R [fg,a] + L ..:!:._ [fg,a] + [Vcanv,a] Eg,fJ lg,fJ dt lg,fJ Vcanv,fJ 
and 
where: 
Vcanv,p = Sp Vdc 
1 1 







Equations (2 .39)-(2.43) can be used to develop the ac-dc converter model in the 




+ 1 l g,(J 
sL+R 
Sp__.. 
Figure 2-8: Block diagram of the VSR in stationary a,B-reference frame 
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2.3.3 Model of Three Phase PWM VSR in Synchronously Rotating dq-
Reference Frame 
The model of VSR in abc-coordinates can be transformed into the synchronously 
rotating dq-reference frame by using the abc to dq transformation matrix as shown 
in (2.18). However, it is possible to obtain the dq model of VSR directly from the af3 
model by using the af3to dq transformation matrix given in (2.44). 
[xd] [ case Xq - -sine sine] [Xa] case Xp (2.44) 
The model in dq coordinates can be changed back to the a,5coordinates by using the 
dq to afJtransformation matrix shown in (2.45). 
[xa] = [c~se Xp sme -sine] [xd] case Xq (2.45) 
The voltage and current equations for the three phase PWM VSR in the synchronous 
rotating dq-reference frame are given in (2.46)-(2.48): 
d' 
E R . L Lg,d L . V g,d = Lg,d + dt - W Lg,q + conv,d (2.46) 
di 







Further, based on equations of (2.46)-(2.51), a block diagram of the VSR in dq-
coordinates can be constructed as shown in Figure 2-9. 
Ill Vdc-._ 
~ 




Development of the Proposed Virtual Flux Direct Power 
Control for the Three Phase AC-DC Converter 
3.1 Introduction to the Direct Power Control Method for the Front-end 
Three Phase Voltage Source Rectifier 
Direct Power Control (DPC) has become an interesting control strategy of grid 
connected converters due to the advantages of fast dynamic performance and 
simple control implementation when compared with the other control strategies. 
The basic idea of DPC is a direct control of instantaneous active and reactive power 
without any internal current control loop and pulse width modulator. The switching 
states are selected via a switching look-up table. The switching states are chosen 
based on the instantaneous error between the estimated and desired active and 
reactive power. The basic control structure ofDPC is shown in Figure 3-1. 
L !. ,a 
Insta ntaneous Active and 
Reactive Power 
Calculation, Grid Voltage 
Vector Angle Calculation 
p 
Q 
Figure 3-1: Block diagram of the Direct Power Control 
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In general, the conventional DPC requires three types of sensors such as three 
current sensors to measure three phase input currents, three voltage sensors to 
measure three phase input voltages and a de voltage sensor to measure the de-link 
output voltage. The employment all of these sensors will cause the converter system 
to be bulky and expensive. In addition, the sensing signal is usually subject to high 
frequency noise and interference. Any incidental misreading of a signal caused by a 
failed sensor may decrease the system reliability and performance. Therefore, it is 
desirable to reduce the number of sensors to the minimum possible. 
In reference [22]. the authors eliminate the employment of ac input voltage 
sensors by estimating the three phase supply voltage through the computation of 
the time derivative of measured currents. The authors combined the input voltage 
source estimation method with the DPC strategy to operate the three phase ac-dc 
converter. The accurate and fast estimation of the active and reactive power is 
required in the DPC scheme to achieve satisfactory performance. The computation of 
the time derivative of the measured current may become noisy, especially if the 
calculation was made at the instant of power semiconductor devices changing their 
switching states. As a result, large errors in the calculation of both instantaneous 
active and reactive power may occur. 
A virtual flux control concept is introduced in [23] to estimate both the three 
phase grid voltage and the input instantaneous active and reactive powers. The 
estimation procedures are much more reliable, since no differential operations are 
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involved. Subsequently, a lower sampling frequency can be used during real-time 
implementation. The authors combine the grid virtual flux control concept with the 
DPC scheme to operate the ac-dc converter. The key to a successful operation of the 
DPC utilizing a virtual flux control is dependent on the effectiveness of the virtual 
flux estimation procedure and the selection of the converter switching states. 
However, no further explanation is given by the authors regarding the development 
of any switching look-up table. 
This chapter discusses a development of an improved virtual flux direct power 
control (VFDPC) for a three phase grid connected ac-dc converter. A systematic 
approach to the development of a new switching look-up table for the virtual flux 
control is explained in detail. The new switching look-up table is obtained by 
differentiating the active and reactive power equations. Thus, the switching table is 
able to choose the best converter voltage vector in order to ensure smooth control of 
the instantaneous active and reactive powers. Simulation results which are verified 
by the experimental results are presented to evaluate the new switching look-up 
table. Furthermore, this chapter introduces a method to compensate the magnitude 
and phase errors of the virtual flux estimation procedure, which is done by a low-
pass filter. Those errors are undesirable since they can generate an incorrect 
selection of the voltage vectors from the switching look-up table. The performance 
of the proposed VFDPC utilizing the new switching table is also evaluated for an 
unbalanced grid supply voltage. A phase locked loop (PLL) is introduced in the 
VFDPC scheme to mitigate negative impacts on the converter performance during 
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the unbalanced voltage conditions. The control structure of the proposed virtual flux 
direct power control (VFDPC) is shown in Figure 3-2. 
Instantaneous Power and 




Figure 3-2: Block diagram of the proposed Virtual Flux Direct Power Control 
The VFDPC proposed in this thesis is based on the estimation of the three phase 
grid virtual flux. The estimation of grid virtual flux is made by assuming that both 
the utility grid and the converter line filters as illustrated in Figure 3-3 behave as a 
virtual ac machine [23, 50]. Therefore, the internal resistance and the inductance of 
the line filter inductors are equivalent to the stator winding resistance and stator 
leakage inductance of the virtual ac machine, respectively. Meanwhile, the grid 
supply voltage would be induced by a virtual air gap flux in the virtual ac machine. 
Several advantages can be obtained by applying the virtual flux control in 
controlling the rectifier. The advantage of this approach is that the developed 
control system is less sensitive to line voltage harmonics because of a low-pass filter 
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characteristic introduced by the virtual flux estimation procedure. The other benefit 
of using a virtual flux control is the absence of ac voltage sensors to detect the grid 
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VIRTUAL AC MACHINE 
c 
Figure 3-3: Three phase AC-DC converter with the AC side presented as a 
virtual AC machine 
3.2 Method of the Grid Virtual Flux Estimation 
The grid virtual flux vector in a three phase abc-reference frame 'Pg,abc is 
defined as an integration of the grid voltage vector Eg,abc• and can be written as: 
'Pg,abc = J Eg,abc dt (3.1) 
The grid three phase supply voltage can be calculated by using equation: 
[
Eg,anl [fg,al d [fg,al [Vconv,anl Eg,bn = R fg,b + L dt fg,b + Vconv,bn 
Eg,cn fg,c fg,c Vconv,cn 
(3.2) 
Therefore, by applying the virtual flux definition of equation (3.1) to the voltage loop 
equation of (3.2), the grid flux can be estimated as shown in 
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lJtg,abc = J (ifconv,abc + Rlg,abc)dt + Llg,abc (3.3) 
where ilconv,abc and Tg,abc present the converter pole voltage vector and the line 
current vector, respectively in the three phase abc-reference frame. The virtual flux 
vector lJtg,abc can be further described as: 
[
lf'g,anl 
lJtg,abc = lf'g,bn = J Eg,abc dt = 
lf'g,cn 
J Eg,an dt 
J Eg,bn dt 
J Eg,cn dt 
(3.4) 
In practice, the value of internal reactor resistance R can be neglected since its 
value is much smaller than the value of the line reactor impedance. Moreover, the 
power dissipated in the internal resistance is much lower than the active power 
associated with a load at the converter output de bus. Hence, the virtual flux 
equation of (3.3) can be simplified as: 
lJtg,abc = J ifconv,abc dt + Lfg,abc = ljtconv ,abc + Lfg,abc (3·5) 
The proposed VFDPC works by utilizing a stationary a ,B-reference frame. 
Therefore, it is necessary to develop the virtual flux estimator in the stationary 
reference frame. The grid virtual flux vector in the stationary a ,B-reference frame 
1Jtg,af3 is defined as the integration of the grid supply voltage vector Eg,af3 as shown 
in equations (3.6) and (3.7). 
(3.6) 
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P g,a{3 = J Vconv,a{3 dt + Llg,a{3 = P conv,a{3 + Llg,a{3 (3. 7) 
Subsequently, the grid virtual flux vector in equation (3.7) can be further expanded 
to acquire the grid virtual flux components in both real and complex of a~axes such 
as: 
lf'g,a = J Eg,adt = J l'ronv,adt + Lfg,a = lf'conv,a + Lfg,a 
'Pg ,{3 = J E9 ,pdt = J Vconv,pdt + Lfp,g = lf'conv,{3 + Lfg ,{3 
(3.8) 
(3.9) 
The converter pole voltage in the a~frame, denoted by Vconv,af3• can be derived from 
the measured de-link voltage Vdc and the converter switching states S a p as shown in 
equations (3 .10) and (3.11) : 
(3.1 1) 
The relationship between the grid supply voltage and the grid virtual flux 
quantities can be understood by representing those quantities in the dq-
synchronous rotating reference frame as illustrated in Figure 3-4. Due to the 
integration characteristic of the virtual flux components, the grid virtual flux vector 
Pg,dq is lagging the grid voltage vector Eg,dq by ninety degrees ( 90} Since the 
virtual flux concept is based on the machine theory, the direct d-axis is aligned to the 
grid virtual flux vector P g ,dq • and the grid voltage vector Eg ,dq is aligned to the 
orthogonal quadrature q-axis as shown in Figure 3-4. The magnitude of grid virtual 
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flux in d-axis 'Pg,d is equal to the magnitude of virtual flux vector lfrg,dqo Besides, the 
magnitude of virtual flux in q-axis IJI9 ,q is equal to zero for a balanced three phase 
supply voltage. On the other hand, the magnitude of the grid supply voltage in the q-
axis Eg,q is equal to the magnitude of the grid voltage vector Eg ,dq • meanwhile, the 
magnitude of the grid voltage in the d-axis E9 ,d is equal to zero. 
q-axis fJ- axis (fixed) 
(rotating) 
Eg,dq = E 9 ,q 




I tp g,dq = t.pg d g ,d ' 
y::_..--'---- -----11~a - axis (fixed) 
Figure 3-4: Phasor diagram showing the relationship between the grid supply 
voltage and virtual flux quantities 
The ideal integration that is used to calculate the grid virtual flux as shown in 
equations (3.8) and (3.9) might saturate due the integration drift caused by either 
noise or de offsets present in the sensed current or voltage (33-34, 51). A simple 
solution for the drifting problem is to replace the pure integrator with first-order 
low-pass filter with appropriate cut-off frequency (51). Therefore, the grid virtual 
flux estimation in a frequency domain transfer function can be written as : 
(3.12) 
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where sis a Laplace transform variable, and weis a cut-off frequency of the low-pass 
filter. A simple low-pass filter performs well as an integrator for the operating 
frequencies We higher than the cut-off frequency We (we » we), but at the same time, 
it will reduce the rectifier system performance since it produces errors in phase and 
magnitude of the virtual flux estimation components. These errors are undesirable 
since they can generate an incorrect selection of the voltage vectors from the 
switching look-up table and hence degrade the performance of Direct Power Control 
based on virtual flux. In order to minimize these errors, a phase and magnitude 
compensation method for the stator flux of induction machine as presented in [32] is 
analyzed and adopted in the virtual flux estimation procedure in this work. The 
estimation procedure provides a low-pass filter characteristic at all frequencies, 
except at the operating frequency (grid voltage frequency). Subsequently, the 
integration drift problem can be avoided while at the same time, good system 
performance is maintained. 
When a pure integrator is used, the virtual converter pole flux vector in the ajJ-
reference frame 'Jteonv,a{l is calculated according to 
'Jteonv,a{l = J Veonv,a{l dt (3.13) 
Under a sinusoidal steady-state condition, equation (3.13) can be resolved as 
_ (1) - Veonv a{l 
'f' = - v = ' eonv,a{l 5 eonv,a{l j We 
(3.14) 
To avoid the integration drift problem due to the de offse ts or the noise of 
electrical quantities measurement, a low-pass filter is normally used to replace the 
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pure integrator. If a first order low-pass filter with a cut-off frequency of We is used 
to substitute the pure integrator, equation (3 .14) becomes: 
- 1 Veon va{J IJI = ' 
eonv,a{J j We + W e 
(3.15) 
where We is the grid operating frequency, We is the cut-off frequency of the low-pass 
- I 
filter in radjs and lflconv,afl is the estimated converter pole virtual flux vector, which 
is obviously not equal to P eonv,a{J as written in equation (3.14). The relationship 
-1 -
between the estimated lfleonv,a{J and actual lfleonv,a{J converter pole flux vector, can 
be explained by substituting (3.15) into (3.14) which yields: 
- I 
lfr = lfleonv,a{J U W e + We) 
eonv,a{J j W e 
- -1 . W e -1 
lfleonv,a{J = lfleonv,a{J - J - lfleon v ,a{J 
We 
(3.16) 
The virtual flux components in (3.16) can be further expressed in the stationary 
coordinates for obtaining the magnitude of converter pole virtual flux at both real 
and complex axes as shown in equations (3.17) and (3.18): 
1 1 We 
lflconv a = lfleonv a + lfleonv {J -
' ' ' We 
1 1 We 




Both equations (3.17) and (3.18) show that the a and ,B components of the actual 
converter pole virtual flux lfleonv,a{J • are calculated based on the operating frequency 
We, the low-pass fil ter cutoff frequency We and the estimated converter pole virtual 
so 
flux vector lf';onv,a{J· The complete grid virtual flux estimation procedure including 
the magnitude and phase error compensation is illustrated in Figure 3-5. 
The virtual flux estimation will be implemented by using a digital signal processor 







V conv,p s + m, 
Figure 3-5: Detailed grid virtual flux estimation block diagram 
estimating the virtual flux components with a higher degree of accuracy. The 
converter pole virtual flux is estimated by applying the discretization technique in 
equation (3.15). The following steps are presented in order to understand the 
implementation of virtual flux estimation with a digital signal processor. 
Let the variable y be the converter pole virtual flux and variable x be the 
converter pole voltage. Then from the frequency domain transfer function of 




y(s +We)= x (3.19) 
Transforming equation (3.19) into a discrete time domain yields: 
Yn- Yn- 1 
T + Yn Wc = Xn 
s 
Yn- Yn-1 + YnWeTs = XnTs 
Yn + YnWeTs = XnTs + Yn-1 
Yn(l +WeTs)= XnTs + Yn-1 
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(3.20) 
The subscripts of n and n-1 in equation (3.20) represent the recent and the previous 
value of the particular components, respectively. Meanwhile, Ts is the sampling time 
and We is the cut-off frequency of low-pass filter. In practical implementation, the 
variables y and x are separated into their real and imaginary components. 
Consequently, the estimated converter pole virtual flux in the stationary a(J 
reference frame based on equation (3.20) are given by equations (3.21) and (3.22). 
I 
'1'' _ Veonv,a,(n) Ts + 'Fconv,a,(n - 1) 
conv,a.(n) - ( 1 + W eTs) (3.21) 
V T + '1'' _ 
'1'' _ eonv,{J,(n) s eonv,{J,(n 1) 
eonv,{J,(n) - (1 + WeTs) (3.22) 
Substituting equations (3.21) and (3.22) into equations (3.17) and (3.18), the final 
mathematical expression of grid virtual flux in the discrete time domain can be 
presented as: 
1[/ _ Veonv,a,(n ) Ts + 1[/;onv,a,(n-1) + Veonv,f1,(n) Ts + 1[/;onv,p,(n- 1) We 
eonv,a,(n) - (1 + W T ) (1 + w T ) w 
e s e s e 
(3.23) 
Veonv,a,(n) Ts + 1[/;onv,a,(n-1) We 
(1 +WeTs ) We (3.24) 
The grid virtual flux components are estimated by substituting the converter pole 
virtual flux as computed by equations (3.23) and (3.24) into the grid virtual flux 
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equations as shown in (3.8) and (3.9). The final grid virtual in term of real and 
imaginary components are given in equations (3.25) and (3.26) , respectively. 
'Fg ,a = 'l'eonv,a + Lfg,a 
1 1 We 
= 'l'eonv a + 'l'eonv {3 - + Lfg a 
, ' We ' 
V C )T + '!' ' C ) V fJ C )T + '!' ' C _ ) w eonv,a, n s eonv,a, n-1 + con v, , n s conv,{J, n 1 e + Lfg a (3.25) 
(1 + WeTs) (1 + WeTs) We ' 
'l'g ,{J = 'l'eonv,f3 + Lf g ,{J 
1 1 W e 
= 'l'conv {3 - 'l'eonv a -+ Lfg {3 
, ' We ' 
' ' V conv,fl,(n) T s + '~'conv,fl,(n-1) 
(1 +WeTs) 
V ( )T + '!' C ) w conv,a, n s eonv,a, n -1 c + L/ (3.26) 
(1 +WeTs) We g ,{J 
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3.3 Derivation of the Instantaneous Active and Reactive Powers 
The instantaneous active and reactive powers are defined by the product of the 
three phase voltages and currents [31, 52-53). The instantaneous active power Pis 
defined as the magnitude of the scalar product or the dot product between the three 
phase voltages and currents. On the other hand, the instantaneous reactive power Q 
is defined as the magnitude of the vector product or cross product between the 
three phase voltages and currents. The mathematical description of instantaneous 
active and reactive powers according to the measured input phase voltages and line 
currents are given in (3.27) and (3.28), respectively: 
(3.27) 
(3.28) 
where the phase angle of E~ .mv E;,bn• E~,cn are 90° lags of Eg,an• Eg ,bn and Eg,cn , 
respectively. Subsequently, the instantaneous reactive power Q can be also 
described by equation (3.29): 
In order to utilize the virtual flux concept and consequently avoid any extra 
sensors to measure the grid input voltages, equations which describe the 
instantaneous active and reactive powers have to be derived. According to the space 
vector theorem, the input instantaneous active and reactive powers can be 
calculated based on the real and imaginary parts of the scalar product of the three 
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phase supply voltage vector and the conjugate input current vector as presented in 
equations (3.30) and (3.31): 
(3.30) 
(3.31) 
The expression of the grid voltage vector in the power equations of (3.30) and 
(3.31), can be replaced by the appropriate grid virtual flux vector by manipulating 
the equation that defines the grid flux as described in equation (3.6) into the power 
derivation procedure. The grid virtual flux vector in the a,B-reference frame lfrg,af3• 
can be represented by the grid virtual flux magnitude llfrg,afJI and the angle 
component wt, as shown in equation (3.32): 
Manipulating equation (3.6) and differentiating the grid flux vector given in equation 
(3.32), the following expression can be obtained: 
- d -E --'!' g ,a{J - dt g,a{J 
(3.33) 
In order to derive the instantaneous active and reactive power based on virtual 
flux concept, a relationship between virtual flux vector components in the a,B-






'Pg dq = 'Pg d + j 'P 
. . g,q (3.36) 
A differential expression of the grid flux vectors in equation (3.34) can be written as: 
d _ d c- . ) 
_ 'P _ _ 'P e1wt dt g,a{J - dt g,dq (3.37) 
Solving the right side of equation (3.37) yields: 
d _ d(lfr9 dq) . t _ d(eiwt) 
- 'P = . eJw + 'P dt g,a{J dt g,dq dt (3.38) 
d ('P d + j'P ) 
= g, g,q eiwt + 1·w ( 'P + 1. 'P ) eiwt dt g,d g,q (3.39) 
For sinusoidal and balanced grid voltages, a differentiation of the grid flux vector in 
ct('f'gd+}'f' ) 
the dq-coordinates · dt g.q , would vanish because 'Pg ,d and 'Pg,q are the grid 
virtual flux magnitude and constant in a rotating synchronous frame. Therefore, the 
differential of virtual flux dq components will give zero value and can be written as: 
(3.40) 
Consequently, the differential of grid virtual flux components as shown in equation 
(3.39) can be simplified and shown in equation (3.41). 
_ · } Wt - · · }Wt d_ - . ( ) . dt 'Pg,afJ - JW 'Pg,dqe - JW 'Pg,d + 1 'Pg,q e (3.41) 
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Equation (3.41) will be used extensively for deriving the instantaneous active and 
reactive powers base on a virtual flux concept as explained in the following 
subchapters. 
3.3.1 Derivation of Instantaneous Active and Reactive Powers in the 
Synchronously Rotating dq-Reference Frame 
With balanced three phase input voltages and input currents, the three phase 
input apparent power Sin is given by: 
(3.42) 
According to the flux definition, a grid voltage vector in the a,B-coordinates Eg,afJ' is 
equal to the derivative of a grid virtual flux in the a,B-coordinates 1frg,af3' as shown 
by: 
- d -E --'F g,a{J - dt g,a{J 
(3.43) 
Substituting (3.41) and (3.43) into the input apparent power of (3.42), equation 
(3.44) is obtained: 
= ~ { (:t 1frg,a{J ) r; ,a{J} 
3 {( d - . t) (- . t)*} 
= 2 dt 'Fg,dqeJw lg,dqeJw 
= ~{(d(1frg,dq) eiwt +;'wlfr eiwt) (T eiwt)*} 2 dt g,dq g,dq 
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= ~{(d ( 'Pg,d + j'Pg,q) ejwt +;·w ('P +;"'P ) ejwt) ((! +;'! )ejwt)*} 2 dt g,d g,q g,d g,q 
(3.44) 
Separating the real and imaginary components of equation (3.44) yields the 
apparent power equation of (3.45): 
(3.45) 
The differentiation of grid virtual flux components in equation (3.45) would vanish 
(equal to zero) since the components are constant in a synchronous rotating 
reference frame. Hence, the apparent power as shown in equation (3.45) can be 
simplified to: 
(3.46) 
The input instantaneous active power Pin and reactive power Qin• based on the 
estimated grid virtual flux can be computed by separating the equation (3.46) into 





Note that, if the grid virtual flux vector lfrg,dq is aligned to the d-axis as shown in 
Figure 3-4, the orthogonal component of the virtual flux 'Pg,q is zero ( 'Pg,q = 0 ). 
Consequently, the active and reactive powers as shown in equations (3.47) and 
(3.48) respectively, can be simplified to: 
(3.49) 
(3.50) 
Equations (3.49) and (3.50) show that if the d-axis is oriented to the grid virtual flux 
vector, the magnitude of the input active power P ;n is directly proportional to the q 
component of the input line current lg,q• meanwhile the magnitude of the input 
reactive power Q;n is proportional to the d component of the input line current lg ,d· 
Although the derivation of instantaneous active and reactive powers using the 
synchronous reference frame provides sufficient information regarding the 
influence of the grid currents on the active and reactive powers, it requires extra 
computational effort to calculate the virtual flux angle and to perform the frame 
transformation procedure. Thus, to avoid a dq-transformation, the estimation of 
active and reactive powers based on the virtual flux concept in a stationary a{f 
reference frame is essential. 
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3.3.2 Derivation of Instantaneous Active and Reactive Powers in the 
Stationary afi-Reference Frame 
With the balanced three phase input voltages and currents, the input complex 
power in a stationary reference frame can be written as: 
(3.51) 
The derivation of input instantaneous active and reactive powers in a stationary afJ 
reference frame is performed by applying the virtual flux differentiating equation as 
shown in (3.33) to the complex power equation of (3.51). The derivation procedure 
is as follows: 
= H (:, (i"9 ap)) r;.p l = ~~ (ii"u.ap I:, ( eiw< )) r; .• p l 
= ~{(Jwlrg,ap lejwt)J;,ap} = ~{Jw('l'9,a + j'l'9 ,p )(l9 ,a - Jl9 ,p) } 
3 
= 2.{Jw('l'9 ,alg,a + j'l'9 ,plg,a - }'l'g,alg,p + 'l'9 ,plg,p )} 
3 
= 2 Vw ( 1Pg,alg,a + 'l'9 ,pfg,p - J('l'g,alg,p - 1F9 ,pfg,a))} 
3 
= 2.w{('l'9 ,alg,p- 'l'9 ,plg,a) + J('P9 ,alg,a + 'l'9 ,pl9 ,p )} (3.52) 
Hence, by separating the real and imaginary components of equation (3.52), the 
input instantaneous active power Pin and reactive power Qin of the PWM ac-dc 




3.4 Hysteresis Controllers for the Proposed Virtual Flux Direct Power 
Control 
Figure 3-2 shows that the reference active power P ref delivered from the 
proportional integral (PI) of the de-link voltage controller side, and the reference 
reactive power Qref, are compared with the estimated input instantaneous active 
power P and reactive power Q in order to obtain the power error signals that will be 
processed by two independent hysteresis controllers. The power error signals 
between the reference and estimated active and reactive powers which are denoted 
by !J.p and !J.Q respectively, can be written as: 
(3.55) 
The two hysteresis controllers decide at which point an appropriate switching state 
is applied to the converter gate terminals. The basic principle operation of the two-










dp.q = 1 
l'---' 
Time 
Figure 3-6: Behavior of a two-level hysteresis power controller 
61 
If the power error denoted by I:J. p or !:J.Q is increasing and touches the upper level of 
hysteresis band, the hysteresis controller produces output equal to 1 as shown in 
the lower diagram of Figure 3-6. The output of the hysteresis controllers designated 
by dP,Q• remains constant at high state ('1') unti l the decreasing power error touches 
the lower level of the hysteresis band. The hysteresis controller output dP,Q will be 
used by the switching look-up table fo r selecting a suitable voltage vector which 
allows the converter to modify its instantaneous active and reactive power status to 
fulfill the load power demand. Once the power error touches the lower level, the 
hysteresis controller changes its output to the low state ('0') and remains constant 
at that level until the evaluation of the next power error conditions is performed. 
---- ---- ----------------------------------------
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The behavior of a hysteresis controller concerning its band level can be summarized 
as follows: 
dP,Q = 1 {- hP,Q ,; (3.56) 
(3.57) 
where hP,Q is the hysteresis band for either the active or reactive power hysteresis 
controller. dP,Q = 1 indicates that the controller must be able to drive the converter 
increasing the active or reactive power by selecting an appropriate voltage vector 
from the switching look-up table. On the other hand, dP,Q = 0 implies that the 
controller must be able to reduce the level of active or reactive power by selecting a 
suitable voltage vector from the same switching look-up table. 
3 .5 Sector Location and Development of a New Switching Table for the 
Virtual Flux Direct Power Control 
The accuracy of a grid voltage vector position calculation in a complex a ,B-plane, 
has major influence on determining the selection of a suitable converter voltage 
space vector from a switching look-up table of the Direct Power Control. In the 
virtual flux direct power control (VFDPC) strategy, the switching table operates 
according to the position of the grid virtual flux vector which rotates in a complex 
a,B-plane at an angular velocity in radian per second. The grid virtual flux vector 
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angle e, can be calculated by using an inverse trigonometric function based on the 
estimated virtual grid flux in a,B-coordinates as shown in the equation (3.58). 
e = tan-1 ('l'g,f3) 
'l'g,a (3.58) 
The a,B-plane is divided into 12 sectors. Each sector is 30° wide as shown in 
Figure 3-7. The sector numbers rotate in the anticlockwise direction and can be 
generally expressed by equation (3.59). The first sector is defined by the range 
between -90° and -60°, and the following sectors follow in the anticlockwise 
direction with the same 30° angle wide. 




Figure 3-7: Sector location in a,B-plane based on grid flux orientation for 
Virtual Flux Direct Power Control (VFDPC) 
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The switching look-up table has a significant impact on the performance of 
VFDPC. It selects an appropriate converter voltage vector to force the input 
instantaneous active and reactive powers to flow in the desired direction and 
magnitude based on the position of the grid virtual flux vector (or grid voltage 
vector in DPC) and the errors of actual and estimated active and reactive powers. 
A topology of the voltage source three phase ac-dc converter as shown in Figure 
2-1 is able to produce eight voltage space vectors by performing eight different 
switch combinations. Each converter voltage space vector as shown in Figure 3-7 
can be calculated based on the particular switching state and de-link voltage as given 
by the following space vector equation: 
(3.60) 
The converter voltage space vector V n is numbered from zero to seven (n = 0,1, .. . 7). 
Sa, Sb, Sc are the states of the upper switches of converter's leg a, b and c, 
respectively. As an example, Sa = 1 denotes that the upper switch of leg a is on, 
meanwhile Sa = 0 means that the upper switch is in the off state. The states of the 
lower switches must be assigned to be complementary to the upper ones to avoid a 
short circuit in the particular converter's leg. 
The converter voltage vectors with n = 1,2, 3, 4, 5, and 6 are also called active 
vectors and have an equal amplitude given by ~ Vdo and a sequential phase angle of 
3 
(n - 1)60°. The remaining two voltage vectors denoted by n = 0, and 7 have an 
amplitude equal to zero. Hence they are also referred to as a zero vector and lies on 
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the center of the hexagon in Figure 3-7. The switching table has to select a correct 
voltage vector from the eight voltage vectors in order keep the error signals within 
the desired hysteresis band. The selected converter voltage vector will be applied 
continuously to the converter switches until the switching table receives a new 
command signal from the hysteresis controllers and the sector decision block Table 
3-1 shows the relationship between the converter space vectors and the switching 
sates. Equation (3.60) is used to define all the eight voltage space vectors in a~ 
plane as shown by the space vector diagram in Figure 3-7. 
Table 3-1: Relationship between the converter voltage space vector and 
switching states 
Switching 
Converter Voltage Space Vector States Voltage Space 
CVn) (Sa,Sb , Se) Vector Definitions 
Vo 000 V0 = 0 
Zero Vector 
v? 111 v 7 = o 
vl 100 2 ·oo Vl = 3Vdeel 
Vz 110 2 '60 0 v = - v e l 2 3 de 
Active Vector v3 010 2 . 0 V 3 = - VdceJlZO 
3 
v4 011 2 . 8 0 V =- V ell o 4 3 de 
Vs 001 2 ·z oo Vs = - Vdcel 4 
3 
v6 101 2 3 0 v = -v el 00 6 3 de 
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The proposed switching look-up table is developed based on the instantaneous 
active and reactive power derivative method. The proposed switching table is able 
to choose the best converter voltage vector among the eight possible vectors in 
order to ensure smooth control of instantaneous active and reactive power during 
each of twelve sectors. The active and reactive power derivative technique is 
performed by differentiating the instantaneous active and reactive power equations 
that have been derived in subchapters 3.3.1 and 3.3.2. The instantaneous input 
active and reactive power of the front-end three phase ac-dc converter in a 
stationary a,B-reference frame are given by: 
(3.61) 
(3.62) 
Accordingly, the differentiation of active and reactive power can be represented as: 
-=-w 'F --+--I -'F -----I dP 3 ( di9 ,p d'Fg,a dig,a d'F9 ,p ) dt 2 g,a dt dt g,{J g,{J dt dt g,a (3.63) 
- = - w 'F ____f!!!_ + ______!!!!_ I + 'F __!Ij!_ + _____!!_!!_ I dQ 3 ( di d'F di d'F ) dt 2 g,a dt dt g,a g,{J dt dt g,{J (3.64) 
Equations (3.63) and (3.64) show that the derivative of the active and reactive 
powers requires information on the variation of the grid line current and virtual flux 
components. If the grid supply voltage is assumed to be balanced and sinusoidal, the 




Applying a definition of virtual flux into the grid voltages of (3.65) and (3.66), the 
grid virtual flux in a stationary reference frame can be written as: 
J J E sin(wt) E p 'l'g ,a = Eg,a dt = E9 cos(wt)dt = 9 w = ~ (3.67) 
J J . -E9 cos(wt) -E9 ,a 'l'g,fl = Eg,fl dt = E9 sm(wt)dt = w =---;;---- (3.68) 
By linking the relationship between the grid voltage and the grid virtual flux as 
mentioned in (3.43) to the equations of (3.67) and (3.68), the derivative expression 
of grid virtual flux can be written as: 
(3.69) 
(3.70) 
Based on the voltage loop equation derived from the single phase equivalent circuit 
of the front-end PWM ac-dc converter as shown in Figure 2-3, the instantaneous 
current variations can be expressed with their respective a, ,Bcomponents as: 
dlg,a 1 ( ) 
--=- E -V. -1 R dt L g,a conv,a g,a 
(3.71) 
dlg,{J 1 
- - - (E p - V p - I pR) dt - L g, conv, g, (3.72) 
Substituting equations (3.69), (3.70), (3.71) and (3.72) into the power derivative 
equations given by equations (3.63) and(3.64), the differentiation of active and 
reactive power ca n be expanded to: 
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dP 3 ( 1 dt = 2 W lf'g,a L ( Eg,{J - Vconv,p - 19 ,pR)- W lf'9 ,plg,{3 (3.73) 
-lf'9,p ~(E9,a - l'conv,a -19 ,aR)- wlf'9 ,a l9 ,a ) 
dQ 3 ( 1 dt = 2w lf'g,a L,(Eg,a - Vconv,a -19 ,aR)- w'f/9 ,plg,a (3. 7 4) 
+ lf'g,p ~ ( E9 ,p - Vconv,p - I9 ,pR) + W lf'g,alg,p) 
dP 3 ( 1 dt = 2w 'Pg,a L,(wlf'9 ,a - Vconv,fJ -19 ,pR)- wlf'9 ,p l9 ,p (3.75) 
- lf'g,p ~ ( -w lf'g ,p - l'conv,a - lg,a R) - W lf'g,alg,a) 
dQ 3 ( 1 dt = 2w lf'g,a L( -wlf'g,p - l'conv,a -l9 ,aR)- wlf'9 ,pl9 ,a (3.76) 
+ '1'9 ,p ~ ( W lf'g,a - Vconv,{J - l9 ,p R) + W '1'9 ,alg,p ) 
If the choke resistance value is assumed to be negligible (Rz O), then the final 
equations of (3.75) and (3.76) can be simplified as : 
dP 3 ( dt = 2 W -w lf'9 ,alg,a - W lf'9 ,plg,p 
+ ~ ( W ( lf'g,a 2 ) + W ( lf'g,p 2 ) - lf'g,a Vconv,p 
+ 'Pg,p Vconv,a) ) 
dQ 3 ( 1 dt .= 2 W W lf'g,alg,p - W lf'g,plg,a + lf'g,a L ( -w lf'g,p - Vconv,a) 
+ lf'9 ,p ~ ( W lf'g,a - Vconv,p )) 
(3.77) 
(3.78) 
The derivation of the final power differentiation equations as shown in (3. 77) and 
(3.78), are influenced by the grid virtual flux, line currents, the line filter inductance 
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and the converter pole voltages. Each of the converter pole voltages is calculated 
based on the particular switching states and the de-link voltage. The converter pole 
voltage vector is given by the following equation: 
(3.79) 
The converter pole voltage vector and the switching state vector in a stationary 
reference frame denoted by Vcanv,aP and Sap respectively, can be separated into a 
and ,Bcomponents as: 
(3.80) 
(3.81) 
The differentiation of active and reactive power as given by equations (3.77) and 
(3. 78) are plotted in order to study the effect of a particular converter voltage space 
vector Vn on the behavior of the instantaneous active and reactive power. Figure 
3-S(a) and (b) show the behavior of the active and reactive power which is affected 
by the different converter voltage vectors V n· 
The new switching table is developed based on the sign and magnitude of the 
change in active and reactive power for each sector. For example, for the angle in the 
range Oo to 30° as shown in Figure 3-8(a), the application of V3, V4, Vs, V6, Vo or V7 
voltage vectors will generate a positive time-derivative of the active power. As a 
result, if any of these vectors is applied, the active power tends to increase. On the 
other hand, the employment of V1 leads to a negative time-derivative which will 
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Figure 3-8: Active (a) and reactive (b) power differentiation characteristic 
under different converter voltage vectors Vn 
to decrease the active power since vector V2 generates both the positive and 
negative time-derivative of active power. The same procedure is applied for the 
analysis of different angles, including the reactive power characteristics. 
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The application of Vz, V3, or V4, voltage vectors will produce a positive time-
derivative of reactive power as illustrated in Figure 3-8(b ). Therefore, if any of these 
vectors is applied, the reactive power tends to increase. However, the use of V1, Vs or 
V6 leads to a negative time-derivative which will reduce the reactive power. The 
employment of zero vectors denoted by Vo and V7 will produce zero time-derivative 
of reactive power. The zero vectors do not affect the reactive power significantly. 
However, the zero vectors can be utilized to decrease the switching frequency. The 
same method is applied for the analysis of different angles. Table 3-2 depicts the 
analysis results of the particular converter voltage on the behavior of active and 
reactive powers in all twelve sectors. 
Table 3-2 shows that for the angle in the range of 0° to 30°, there are two 
possible space vectors to increase the active power and to decrease the reactive 
power which are denoted by V5 and V6. However, the levels in which they affect the 
active and reactive power are different. Voltage vector Vs has a stronger effect on the 
active power than the voltage vector V6 does. Thus, the use of voltage vector Vs or V6 
might produce a large or small power variation that could result in increased or 
decreased the power ripple and current distortion, respectively. On the other hand, 
voltage vector V6 has a larger influence on the reactive power than the voltage 
vector Vs does. Therefore, different combinations of the space vectors can be used to 
achieve the same goal of controlling the active and reactive powers but each 
combination has distinct effects to the converter system such as current ripple, 
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sw itching frequency and dynamic performance. Consequently, di fferent switching 
tables can be built to control the active and reactive powers. 
Table 3-2: Analysis ofthe Particular Converter Voltage Vector on the Behavior 
of Active and Reactive power of the PWM AC-DC Converter 
Active power d iffere ntiat ion Reactive power differentiation 
dP/ dt dQ / dt 
dP 
Grid Sup ply dP dP - >0 dQ dQ dQ dt 
Voltage Vector -> 0 -< 0 and ->0 - < 0 -= 0 dt dt dt dt dt 
Angle dP 
- <0 dt 
oo ::; e < 30° V3, V4, Vs, v1 v2 V2, V3, V4 V1, Vs, V6 Vo, V7 
V6, Vo, V7 
30° ::; e < 60° V3, V4, Vs, v2 v1 V2, V3, V4 V1, Vs, V6 Vo, V7 
V6, Vo, V7 
60° ~ e < 90° V1, V4, Vs, Vz VJ V3,V4, Vs V1, Vz, v6 Vo, V7 
V6, Vo, V7 
90° ::; e < 120° V1, V4, Vs, VJ Vz V3, V4, Vs V1, V2, V6 Vo, V7 
V6, Vo, V7 
120° ::; e < 150° V1 , V2, Vs, v3 v4 V4, Vs, V6 V1, V2, V3 Vo, V7 
V6, Vo, V7 
150° ::; e < 180° V1 , V2, Vs, v4 VJ V4, Vs, V6 V1, V2, V3 Vo, V7 
V6, Vo, V7 
180° ::; e < 210° V1, V2, V3, v4 Vs V1, Vs, V6 V2, V3, V4 Vo, V7 
V6, Vo, V7 
210° ::; e < 240° V1, V2, V3, Vs v4 V1, Vs, V6 V2, V3, V4 Vo, V7 
V6, Vo, V7 
240° ::; e < 27oo V1, V2, V3, Vs v6 V1, V2, V6 V3,V4, Vs Vo, V7 
V4, Vo, V7 
270° ::; e < 3ooo V1, V2, V3, v6 Vs V1, V2, V6 V3,V4, Vs Vo, V7 
V4, Vo, V7 
300° ::; e < 330° V2, V3, V4, v6 v1 V1, V2, V3 V4, Vs, V6 Vo, V7 
Vs, Vo, V7 
330° ::; e < 360° V2, V3, V4, v1 v6 V1, V2, V3 V4, Vs, V6 Vo, V7 
Vs, Vo, V7 
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The synchronization of the VFDPC with the grid virtual flux vector causes a 90° 
shift of the space vectors with respect to the line voltage vector. Therefore, a sector 
which represents an angle range between Oo to 30° in Figure 3-8 (a) and (b), is 
compatible to sector 1. The sector 1 is located in an angle between -90° and -60oin 
the a~-plane as shown in Figure 3-7. Subsequently, a sector which represents an 
angle range between 30° to 60° in Figure 3-8 (a) and (b) is compatible to sector 2, 
which is located in an angle between -60° and -30° in the a~-plane as shown in 
Figure 3-7. The same procedure is applied for the other remaining sectors. Table 3-3 
shows a new switching look-up table for the proposed VFDPC. The new switching 
look-up table algorithm is developed by using the Matlab S-function feature and 
written in the C-language. The developed algorithm is used in both, the simulation 
study and the real-time digital signal processing implementation. 
Table 3-3: A New switching look-up table for the PWM AC-DC Converter 
Power error Sector position (811 ) and 
status converter voltage vector (V 11) 
dp dQ 81 82 83 84 Cis 86 87 8a 89 810 ell 812 
0 0 vl vl Vz Vz v3 v3 v4 v4 Vs Vs v6 v6 
0 1 Vz Vz v3 v3 v4 v4 Vs Vs v6 v6 vl vl 
1 0 v6 v6 vl vl Vz Vz Vz v3 v3 v4 v4 Vs 
1 1 v4 v4 v4 v4 Vs v6 v6 v6 vl vl Vz Vz 
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3.6 Development of the Voltage Controller for the A C-DC Converter 
The de-link voltage control loop with a proportional integral (PI) compensator is 
used to regulate the de output voltage according to a magnitude of the de voltage 
reference. The proportional and integral gains of the PI controller are determined by 
using a symmetrical optimum (SO) method by considering the delay effects 
generated within the ac-dc converter system [19, 28]. The de-link voltage control 





VSC and Filter capacitor 
1 V dc 
sCVdc 
Figure 3-9: Voltage control loop with PI controller 
The notations used in the voltage controller of Figure 3-9 are mentioned below: 
Kpv proportional gain of the PI regulator 
Tw integrating time 
Kc converter gain 
Tyv total time delay in the voltage controller 
C de-link capacitor 
Vdc de-link voltage 
The voltage control loop total time delay Trv is defined by: 
(3.82) 
where: 
sampling time period 
statistical time delay of pulse width modulation 
de-link voltage low pass filter time constant 
converter dead time 
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The sampling time period T5 is taken into account for determining the PI 
parameters due to the fact that the control loop will be practically implemented in a 
discrete digital environment. Therefore, the processing delay time caused by the 
digital signal processor controller board, the gate driver circuits, the power 
converter and the statistical delay of pulse width modulation (PWM) signals 
generation TPwM' are taken into consideration in calculating the PI parameters. In 
reference [19], the statistical delay of the PWM is approximated from zero to two 
sampling periods (TPwM = 0 to 2Ts). In the proposed VFDPC, the statistical delay of 
PWM is chosen to be equal to the sampling period TPwM = T5 • During the real-time 
implementation, a digital low-pass filte r with the filter time constant T1 is employed 
to reduce the ripple and noise of the measured de-link output voltage. Therefore the 
filter time constant T1 is also included in the total time delay calculation Trv · The 
low-pass filter time constant of T1 = 0.003s has been found sufficient to obtain 
smooth and constant de-link output voltage. The dead time Td is negligible in the 
case of an ideal power converter and the converter gain Kc is assumed equal to one 
(Kc =1). 
The simplified model of the voltage control loop is shown in Figure 3-10. The 
load power disturbance input signal P1aad is used to evaluate the effectiveness of the 








VSC and Filter capacitor 
V Pvsc -de 1 Vdc 
1+sT1v + sCVdc 
Figure 3-10: Simplified voltage control loop with PI controller 
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The open loop transfer function of the voltage controller G0 v(s) of Figure 3-10 can 
be derived by assuming that the load power disturbance is constant. Therefore, the 
load power disturbance input signal can be eliminated from the voltage control loop 
during the derivation of voltage controller transfer function. The voltage open loop 
transfer function can be written as: 
(3.83) 
Subsequently, the open loop transfer function equation G0 v (s), is used to derive the 
voltage controller close loop transfer function GcvCs): 
Gov(s) 
Gcv(s) = 1 + Gov(s) (3.84) 
According to the SO method, the proportional gain Kpv and the integral time 
constant TIV of the de-link voltage controller can be calculated by using equations 
(3.85) and (3.86), respectively. 
c c 
Kpv = -- = -----;--------~ 
2Trv 2(T5 + TPwM + Tr + Td) 
(3.85) 
TIV = 4Trv = 4(T5 + TPwM + Tr + Td) (3.86) 
77 
Equations (3.85) and (3.86) will be used to calculate the voltage controller integral 
gain K1v as shown in equation (3.87). 
(3.87) 
The proportional gain Kpv and the integral gain Kw of the PI controller will influence 
the frequency bandwidth and the phase margin of the voltage controller. In order to 
ensure that the PWM rectifier system operates in a stable condition, a cut-off 
frequency of the open loop voltage controller must be designed to be smaller than 
the converter switching frequency. Moreover, the phase margin and the gain margin 
of the open loop frequency response must be tuned to the appropriate level to 
maintain the stability of the system. According to the Nyquist stability criterion for 
frequency response, a closed loop control system will be stable if the phase margin 
of the open loop controller is less than 180°, meanwhile the gain margin is in the 
range of -5dB towards a higher negative value. 
With the converter system parameters given in Table 3-4 and appropriate 
estimation of the total time delay Trv' the calculation of PI parameters using 
equations (3.85) and (3.86) is performed. A bode diagram of the open loop voltage 
controller frequency response is shown in Figure 3-11. An analysis of the bode 
diagram reveals that the open loop voltage controller has a phase margin of 37.5° 
with 93.7rad per second (radjs) or 14.91Hz cut-off frequency and produces negative 















Figure 3-11: Bode diagram of the open loop voltage controller 
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The step response as shown in Figure 3-12demonstrates that the calculated PI 
controller parameters based on the symmetrical optimum (SO) method produces a 
stable transient response of the de output voltage Vdc during a step change on the de 
voltage reference Vdc,ref at time t=ls. At time t=1.4s, a 10% disturbance in the load 
power P1aad is injected into the voltage controller system. The PI controller is able to 
maintain the de-link voltage at the reference value after suffering a small dip caused 
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Figure 3-12: De-link voltage step response and load power disturbance 
rejection performances 
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3. 7 Simulation Results and Performance Analysis of the Proposed 
Virtual Flux Direct Power Control under Balanced Three Phase 
Voltage Supply 
The entire ac-dc converter system using the proposed virtual flux direct power 
control (VFDPC) is developed and simulated in the Matlab/Simulink discrete 
environment to study its performances under steady state and transient conditions. 
The main parameters used in the simulation are given in Table 3-4. 
Table 3-4: Main parameters used in the simulation 
Input phase voltage (peak) £9 70.71 v 
Source voltage frequency f 60Hz 
De-link voltage reference Vdc,ref 150V 
Resistance of reactors R 0.2.0 
Inductance of reactors L 15mH 
DC-link capacitor C 10.8mF 
Load resistance RLaad 140.0 
Sampling time Ts 201-LS 
Sampling frequency fs = 1/Ts 50Khz 
Figure 3-13 (a) and (b) represent the balanced three phase grid side voltage and line 
current waveforms, respectively. The VFDPC utilizing the new switching table and 
the proposed virtual estimation method is able to produce almost sinusoidal line 
currents with unity power factor operation. An insight of the line current 
performance during steady state and unity power factor operation can be observed 
in the voltage and current waveforms shown in Figure 3-14 and the harmonic 
spectrum of the line current shown by Figure 3-15. The phase a supply voltage Eg,a• 
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is in phase with its associate line current lg,a· The total harmonic distortion (THO) of 
the line current is 4.66% which is much lower than the current THO produced by the 
conventional diode bridge rectifier. The diode bridge rectifier generates 32.87% 
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Figure 3-13: a) Three phase supply voltages b) Three phase input currents 
The effectiveness of the virtual flux estimation and compensation method can 
be observed in Figure 3-16. The grid virtual flux components in stationary a~ 
coordinates lflg ,ap are used to calculate the grid virtual flux vector angle. Accurate 
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angle information is required so that all the twelve sector locations for the switching 
table operation can be determined, and the input instantaneous power can be 
estimated correctly. The resulting a component of the grid virtual flux, denoted by 
'Pg,a in Figure 3-16, is lagging the grid phase a voltage Eg,a by 90°. Meanwhile, the 
imaginary component given by 'Pg,f3 is lagging 'Pg,a by 90°. The grid virtual flux 
vector angle is calculated and the resultant waveform is shown in Figure 3-17. The 
virtual flux vector angle then is used to produce the staircase waveform as shown in 
Figure 3-18 showing all the twelve sector locations as defined by equation (3.59). 
Although the integration part of the virtual flux calculation is performed by using a 
low pass-filter with a cut-off frequency of approximately 4.8Hz, the delay caused by 
the filter is successfully compensated. 
The correct estimation of virtual flux components will ensure accurate 
calculation of the input instantaneous active power P and reactive power Q as shown 
in Figure 3-20. Subsequently, by setting the reactive power reference Qref to zero, 
the correct estimation of active and reactive powers will ensure the line currents are 
in phase with their respective grid phase voltages. In addition, the proposed VFDPC 
is able to produce the de output voltage Vdc that is well regulated at a reference 
voltage Vdc,ref of 150V as shown in Figure 3-20. 
Figure 3-2 1 shows the phase a current I9 ,a, and the switching signal Sa applied 
to the upper switch of the converter's leg a over one cycle fund amental period. It can 
be ob{erved that around the zero crossing of the phase a current, the frequency of 
the switching pulses raises. This variable switching frequency can be further 
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examined in the grid line current harmonic spectrum as presented previously in 
Figure 3-15. Even though the VFDPC produces low THO of line currents, it generates 
variable switching frequency with the current harmonics spread over a wide range 
of frequency. 
2.92 2 .94 
Figure 3-14: Phase a voltage and current at unity power factor operation 
Fundamental (60Hz)= 1.531 , THO= 4.66% 
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Figure 3-16: Grid virtual flux in a stationary a,B-reference frame 
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Figure 3-17: Grid virtual flux vector angle for the synchronization between 










Figure 3-18: 12 sectors is generated from the grid virtual flux vector rotating 
in the a,B-plane 
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Figure 3-19: Estimated input instantaneous active power P, and reactive 
power Q during unity power factor operation 
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Figure 3-20: Generated de-link output voltage 
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Figure 3-21: (a) Phase a current (b) Leg a upper switch signal 
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The input reactive power reference Qref is set to zero to operate the PWM 
rectifier in unity power factor mode. In some applications however, the front-end 
PWM rectifier is required to operate in a leading power factor mode to compensate 
the motoring loads of lagging power factor that are connected in a near-by utility 
grid. The proposed VFDPC is able to produce either a leading or lagging power factor 
operation by providing appropriate value to the reference reactive power Qref· The 
relationship between power factor pf, apparent powerS, active power P and reactive 
power Q is shown in the following equation: 
(3.88) 
In this simulation study, the reference reactive power Qref is set to -SOvar and 
+50var in order to demonstrate a leading and lagging power factor operation, 
respectively. The resultant of both operation modes are shown in Figure 3-22 and 
Figure 3-23. The estimated reactive power Q tracks the reference value of Qr ef 
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successfully, while maintaining the magnitude of the estimated active power P for 
both power factor modes. The estimated reactive power Q is shifted down from 0 to 
-50 var, and the phase a current leads the phase a supply voltage during leading 
power factor operation mode as shown in the top and bottom of Figure 3-22. The 
estimated reactive power Q is shifted up from 0 to 50 var which will result the phase 
a current lags the phase a voltage as presented in the top and bottom of Figure 3-23. 
' -- ~------ r-----
' I I 
- T ------- -, - - ---- -~-- -
' ' -~----- -~--- Q---- :-- ----r 
2.9 2.92 2.94 (a) 2.96 2.98 
2 .9 2.92 2 .94 2 .96 2.98 3 
(b) 
Figure 3-22: Generated waveforms during leading power factor operation. 
(a) Estimated active and reactive powers. (b) Phase a voltage and current 
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2.9 2.92 2.94 2.96 2.98 3 (a) 
4 
2.9 2 .92 2 .94 (b) 2 .96 2 .98 3 
Figure 3-23: Generated waveforms during lagging power factor operation. 
(a) Estimated active and reactive powers. (b) Phase a voltage and current 
Figure 3-24 (a) -( d) show trans ient responses fo r load varia tion under the unity 
power factor operation. The load var iation is performed by connecting a 100 n 
resistor abruptly in para lle l with the existing resistor across the de-link capacitor to 
cause a sudden disturbance in the load power. The additional load is connected at a 
simulation time of 2 seconds. The magnitudes of the line current and the estimated 
input active power P, are changing simultaneously to accommodate increases of the 
load power demand Pref · The response occurs very fast w ithout any undesirable 
overshoot and oscillation. It can be observed that the estimated reactive power Q is 
almost insensitive to a change of the estimated active power P. The reference 
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reactive power Qref and the estimated reactive power Q are kept constant at 0 var 
during a unity power factor operation mode. In addition, forced by the voltage PI 
regulator, the de output voltage Vdc recovers to the original value of 150 V after 
experiencing a small dip as shown in Figure 3-24 (d) . 
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Figure 3-24: Transient responses for load variation from low to high power 
demand: (a) Active and reactive power references (b) Estimated active and 
reactive powers (c) Phase a current and voltage (d) De-link output voltage 
A dynamic behavior of the front-end PWM ac-dc converter under step changes 
in output voltage reference is shown in Figure 3-25 (a)-(c). The voltage command 
Vdc,ref changes from 150 V to 180 V at 2s and back to 150 V at 4s. With the 
calculated quantities of the de-link voltage PI regulator, the de output voltage Vdc 
quickly follow the Vdc,ref with less overshoot as shown in Figure 3-25 (a). The line 
current lg,a increased and decreased to accommodate the increased and decreased 
of the converter de output voltage. The estimated active power P also increased and 
decreased rapidly to new values during the step changes of output voltage while 
keeping the reactive power at 0 var. 
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Figure 3-25: Transient response for de output voltage changes: (a) De-link 
output voltage (b) Phase a current (c) Estimated active and reactive 
powers 
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3.7.1 Analysis of the VFDPC Utilizing Conventional Switching Look-Up 
Table 
The simulation of VFDPC utilizing the conventional switching table introduced by 
Noguchi (22] is also performed to evaluate and compare the performance of the 
VFDPC utilizing both the new developed switching table and the conventional one 
under steady state and unity power factor operation. The conventional switching 
table is shown in Table 3-5: 
Table 3-5: Conventional switching look-up table for front-end PWM AC-DC 
Converter 
Power error Sector position (8n) and 
status converter voltage vector CVn) 
dp dQ el 82 e3 84 Bs e6 e7 8a 89 e1o ell 812 
0 0 v6 vt vt Vz Vz v3 v3 v4 v4 Vs Vs v6 
0 1 vt Vz Vz v3 v3 v4 v4 Vs Vs v6 v6 vt 
1 0 v6 v7 vl Vo Vz v7 v3 Vo v4 v7 Vs Vo 
1 1 v7 v7 Vo Vo v7 v7 Vo Vo v7 v7 Vo Vo 
All parameters used in the simulation study are similar with the previous new 
switching table performance analysis as given by Table 3-4. Figure 3-26 (a) 
represents the balanced three phase supply voltage waveforms at the input side of 
the PWM rectifier. The resultant of three phase currents during steady state and 
unity power factor operation can be clearly observed in Figure 3-26 (b) and Figure 
3-27. The input currents are dis torted due to the poor estimation of the input active 
and reactive powers. VFDPC utilizing conventional switching table generates 
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current total harmonic distortion (THO) of 9.53% which is higher than the current 
THO obtained from the VFOPC utilizing the new developed switching look-up table. 
The AC-OC converter utilizing VFOPC with new switching table generates only 
4.66% of current THO as stated in subchapter 3.7. 
A poor estimation of the instantaneous power is mainly caused by the 
unsuitable selection of the converter voltage vector performed by the switching 
table. For example, the selection of converter voltage vector V6 in the sector 1 ( B1) 
will not decrease the active power as demanded by the output signal of active power 
hysteresis controller (dp=O). According to the Table 3-2, the use of V6 will increase 
the active power and at the same time, decrease the reactive power. In addition, the 
use of voltage vector V1 in the same sector position will not increase the reactive 
power as demanded by the output signal of reactive power hysteresis controller 
(dQ=l). Based on the Table 3-2, the application of V1 will decrease the reactive power 
and at the same time also decrease the active power. Although the conventional 
switching table generates distorted line currents, the de-link capacitor is still able to 
filter out the de voltage output ripple in order to obtain purely de voltage as shown 
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Figure 3-26: a) Three phase input voltage b) Distorted three phase input 
currents due to inaccurate selection of the converter voltage vectors 
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Figure 3-27: Phase a voltage and current during unity power factor operation 
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Figure 3-28: Frequency spectrum of the line current generated by VFDPC with 
conventional switching table 
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Figure 3-29: Estimated input instantaneous active power P, and reactive 
power Q during unity power factor operation. 
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Figure 3-30: De-link output voltage obtained from VFDPC with conventional 
switching table 
3.8 Simulation Results and Performance Analysis of the Proposed 
Virtual Flux Direct Power Control under Distorted Three Phase 
Voltage Supply 
The proposed VFDPC utilizing the new switching table is also evaluated under 
distorted supply voltage. The voltage distortion is obtained by injecting 10% of the 
magnitude of the fundamental component into the fifth harmonic component of the 
positive sequence of the three phase voltage supply. The distorted three phase 
voltages w it h fifth harmonic inj ection can be defined as 
Eg,an = IEieos(wt) + lk * Eleos(Swt) 
Eg,bn = IE Ieos ( wt- 23rr) + lk * £ Ieos ( Swt + 23rr) 
Eg,cn = IE Ieos ( wt + 23rr) + lk * £Ieos ( Swt - 23rr) (3.89) 
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where lEI denotes the magnitude of phase voltage fundamental component, and k is 
equal to 0.1 for 10% of the fundamental component. Figure 3-31 shows the distorted 
three phase voltage simulation waveforms. 
Due to the low-pass filter behavior performed by the integrator in the virtual 
flux estimator, the VFDPC with newly developed switching is able to maintain almost 
sinusoidal three phase currents with a unity power factor as shown in Figure 3-32 
and Figure 3-33. The input current THO is 4.91% which is slightly higher than the 
one if the supply voltage is purely balanced and sinusoidal. As discussed in 
subchapter 3.7, the proposed VFDPC with new switching table produces current 
THO of 4.66% for balanced input voltage supply. Waveforms of the estimated active 
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Figure 3-31: Distorted three phase voltage supply 
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Figure 3-32: Three phase input currents are maintained under distorted three 
phase input voltage 
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Figure 3-33: Phase a voltage and current are in phase at unity power factor 
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Figure 3-34: Harmonic spectrum of the line current under distorted voltage 
supply 
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Figure 3-35: Estimated active power P, and reactive power Q under distorted 
voltage supply and unity power factor operation 
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Figure 3-36: Generated de-link output voltage 
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3.8.1 Analysis of the Conventional Direct Power Control under 
Distorted Three Phase Voltage Supply 
The three phase ac to de converter utilizing the conventional Direct Power 
Control (DPC) method working with a newly developed switching look-up table as 
shown in Figure 3-1 is also studied to evaluate the converter performance under a 
distorted three phase voltage supply. As mentioned in the previous analysis of the 
proposed VFDPC under distorted input voltage, the voltage distortion is obtained by 
injecting 10% of a magnitude of the fundamental component into the fifth harmonic 
component of the positive sequence of the three phase voltage supply. The three 
phase voltages and currents are measured to obtain the input instantaneous active 
and reactive power. The measured three phase grid voltage is also used to calculate 
the grid voltage vector and to determine the twelve sector locations of the switching 
look-up table. 
The generated three phase current waveforms under distorted grid voltage can 
be clearly observed in Figure 3-37 and Figure 3-38. The input currents are obviously 
distorted and therefore, the currents at each phase are not identical in shape. 
Consequently, Figure 3-39 reveals that the conventional DPC with new switching 
table produces line current THO of 8.69% which is much higher than the current 
THO obtained from the proposed VFDPC. The proposed VFDPC utilizing new 
switching table generates 4.66% current THO which has been discussed in previous 
subchapter. The estimated active power and reactive power waveforms are shown 
in Figure 3-40. Even though the conventional DPC generates distorted line currents, 
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the de voltage PI regulator at the output side of the converter is still able to track the 
de voltage command to produce the de output voltage of 150 V as shown in Figure 
3-41. 
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Figure 3-37: Distorted three phase input currents generated by the 
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Figure 3-38: Phase a voltage and current at unity power factor 
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Figure 3-40: Estimated active power P, and reactive power Q under distorted 
voltage supply and unity power factor operation 
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3.9 Simulation Results and Performance Analysis of the Proposed 
Virtual Flux Direct Power Control under Unbalanced Three Phase 
Voltage Supply 
Unbalanced three phase voltage supply is very common in a weak ac system. 
The unbalanced phenomenon can be arising from single phase loads that are 
unevenly distributed in the grid system or the employment of a transformer with 
nonsymmetrical windings in the fro nt-end of the rectifier system. Therefore it is 
essential to evaluate the feasibility and performance of the proposed VFDPC under 
an unbalanced voltage input condition. The unbalanced voltage supply condition in a 
simulation platform is achieved by decreasing the magnitude of the phase a voltage 
by 15% compared to the balanced case. The input voltage imbalance generates 
significant low frequency harmonic components in the input and output currents of 
the ac-dc converter. Under an unbalanced voltage condition, the ac input currents 
and the converter de output current consist of even harmonic components in the 
order of 2, 4, 8, and so on. These harmonic components will increase the THO of the 
line input currents if no proper control action is taken to compensate for those 
harmonics. 
Figure 3-42 shows the unbalanced three phase voltage with reduced magnitude 
on the phase a voltage. The proposed control scheme is able to maintain almost 
sinusoidal three phase currents with minimum distortion and unity power factor as 
shown in Figure 3-43 and Figure 3-44. As shown by the input current harmonic 
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spectrum in Figure 3-45, the line current THO is 4.78% which is slightly higher than 
the line current THO obtained during balanced input voltage. 
The estimated reactive power Q is maintained at 0 var for a unity power factor 
operation as shown in Figure 3-46. The estimated active power P oscillates slightly 
due mainly to the second order harmonic component from the unbalanced input 
voltage condition. The second order harmonic also creates ripples to the de output 
voltage as shown in Figure 3-30. The ripples have a frequency twice the fundamental 
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Figure 3-42: Unbalanced three phase supply voltages. The magnitude of phase 
a voltage decreases 15% from the balanced case 
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Figure 3-43: Three phase input currents 
2.9 2.92 2.94 2.96 2.98 3 
Figure 3-44: Phase a voltage and current at unity power factor operation 
Fundamental (60Hz)= 1.61 , THO= 4.78% 
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Figure 3-45: Harmonic spectrum of the line current 
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Figure 3-46: Estimated input instantaneous active power P, and reactive 
power Q during unity power factor operation 
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Figure 3-47: Generated de-link output voltage for unbalanced input voltage 
3.9.1 Analysis of the Conventional Direct Power Control under 
Unbalanced Three Phase Voltage Supply 
The front-end ac-dc converter under input voltage imbalance, utilizing the 
conventional Direct Power Control (DPC) is also simulated to compare the 
performance of both the proposed and the conventional control methods. The 
waveforms of three phase currents produced by the conventional DPC under the 
unbalanced grid voltage supply condition and unity power factor operation are 
shown in Figure 3-48. It can be observed that the currents are distorted mainly by 
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the even low order harmonic components which are generated by the unbalanced 
three phase voltage supply. The generated current is in phase with its associate 
phase voltage during unity power factor mode as shown by the phase a voltage and 
current in Figure 3-49. Subsequently, Figure 3-50 shows that the line current THO is 
6.80% which is slightly higher than the current THO obtained from the VFOPC under 
the same unbalanced input voltage condition. The estimated instantaneous power 
and the de-link output voltage waveforms are shown in Figure 3-51 and Figure 3-52, 
respectively. The estimated reactive power Q is maintained at the reference value of 
0 var for a unity power factor operation. The conventional OPC is able to produce 
the de output voltage according to the command de voltage of 150V. However, the 
de-link output voltage contains a small amount of ripples due to the low order 
harmonics, mainly the second harmonic generated by the imbalanced input voltage. 
2.9 2.905 2.91 2.915 2.92 2.925 2.93 
Figure 3-48: Distorted three phased input currents produced by the 
conventional DPC under unbalanced three phase input voltage 
2.9 2.92 2.94 2.96 2.98 
Figure 3-49: Phase a voltage and current at unity power factor 
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Figure 3-50: Harmonic spectrum of the line current 
2.9 2.92 2.94 2.96 2.98 3 
Figure 3-51: Estimated active power P, and reactive power Q under 
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Figure 3-52: Generated de-link output voltage 
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3.10 Implementation and Experimental Results of the Proposed Virtual 
Flux Direct Power Control 
The development of the control algorithm is performed using MatlabjSimulink 
and the real-time implementation with the dSPACE DS1104 digital signal processing 
(DSP) board inserted in a desktop computer. The experimental prototype of the ac-
de converter system has been developed in the Memorial University of 
Newfoundland (MUN) Power Devices and System Research Laboratory to study and 
examine the proposed Virtual Flux Direct Power Control (VFDPC) scheme. The main 
hardware configuration for the experimental set-up is shown by the block diagram 
of Figure 3-53. The detailed description of the experimental set-up is presented in 
Chapter 5. The set-up consists of a three phase grid supply, three phase transformer, 
line inductors, ac-dc converter power circuit, gate drivers and isolation, de-link 
capacitor, variable resistive load, voltage and current sensors, and DSP controller 
board. 
The system parameters used in both the simulation and experiment are similar 
and given in Table 3-4. The sampling time T5 for real-time implementation has been 
increased to 66.667!-ls or 15kHz sampling frequency because the speed limitation of 
the DSP board. 
A large capacitance of the de-link capacitor at the output of the ac-dc converter 
acts like a short circuit across the three phase supply if no proper start up method is 
implemented during the initial operation of the front-end PWM rectifier system. 
High current will flow continuously through the capacitor until the capacitor builds 
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up sufficient voltage. This condition will result in a large starting current which can 
disturb the supply ac voltage, blow the line fuses or damage the switching devices 
such as IGBTs and bridge diodes. Therefore a systematic approach of starting up the 
ac-dc converter system unit is necessary. 
















Measurement" ... ....,....__, Digital to Analog Converter (DAC) 
Equipment 
DS1104 DSP Board 
EN/ DS =Enable/Disable control signal 
Figure 3-53: Configuration of the experimental set-up for Virtual Flux Direct 
Power Control (VFDPC) 
In the proposed control method, the following way of charging up the unit is 
established. The capacitor is precharged to a certain de voltage value Vdc through the 
anti-parallel diode of the IGBT switches. In the next step, the DSP is activated so that 
the initial grid virtual flux vector components and angle can be computed. At this 
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stage, the gating signals from the gate driver modules are disabled by a control 
signal received from the DSP board. The significant waveforms during the three 
phase diode bridge rectifier operating mode such as the de output voltage Vdc' the 
grid flux angle e, a real component of the grid virtual flux vector 'Pg,a and the phase a 
current J9 ,a, are shown in Figure 3-54. 
The gating signals for the IGBTs are activated by enabling the gate drive 
modules through the control signal received from the DSP board. The control 
strategy will generate appropriate switching signals according to the switching look-
up table so that the ac-dc converter system produces a de output voltage according 
to the reference de voltage value which is higher than the precharged voltage. The de 
output voltage is slightly increased during the PWM rectifier mode until the system 
establishes the steady state operation as shown in Figure 3-54. The effectiveness of 
the virtual flux estimation and the angle calculation can be observed clearly in the 
same figure. The consistency of the grid virtual flux vector angle B waveform during 
both, the diode rectifier and the PWM rectifier modes, and a sinusoidal shape with 
correct phase angle of the grid virtual flux vector components which are denoted by 
'Pg,a and 'P9 ,p, will ensure the generation of sinusoidal phase currents as shown in 
the same figure. 
The efficacy of the virtual flux estimation and compensation procedures can be 
observed in Figure 3-55. The imaginary component of the grid virtual flux 'P9 ,p is 
lagging the real component of the grid virtual flux 'Pg ,a by 90°. Both components are 
used by the phase locked loop to calculate the grid virtual flux vector angle. The 
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resultant of the grid virtual flux vector angle waveform B, is also shown in Figure 
3-55. The angle information is then used to generate the twelve sectors for the 
switching table. 
Diode rectifier mode • PWM rectifier mode 
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Figure 3-54: Waveforms of some main components during start up process. 
From top: De output voltage (250V fdiv), grid virtual flux angle (radjs), real 
component of grid virtual flux (0.25wbjdiv), and phase a current (SA/div) 
114 
Figure 3-55: Waveforms obtained during the PWM rectifier mode. From top: 
Grid virtual flux in stationary reference frame, grid virtual flux vector angle, 
and 12 sectors 
Figure 3-56 shows the three phase currents generated by the proposed VFDPC. 
The VFOC is able to produce almost sinusoidal currents with unity power factor 
operation. The phase voltages are in phase with their associate phase currents as 
shown in Figure 3-57. 
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Figure 3-56: Three phase input currents (2.5A/div) 
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Figure 3-57: Phase voltages (75V /div) and currents (2.5A/div) at unity power 
factor. From top: Phase a voltage and current, Phase b voltage and current 
The performance of the proposed VFDPC can be further analyzed from the input 
current harmonic spectrum shown in Figure 3-58. The current fundamenta l 
component is located at 60Hz as shown by the highest peak of the spectrum. The low 
amplitude of the rest harmonic components gives confirmation of the low total 
harmonic distortion in the line currents. The estimated input active power P and 
reactive power Q waveforms are presented in Figure 3-59. The reactive power 
reference Qref is set to zero to obtain unity power factor operation so that the phase 
voltages are in phase with their associate phase currents. 
The front-end PWM ac-dc converter utilizing the proposed VFDPC is also able to 
produce either a leading or lagging power factor operation by providing proper 
value to the reference power Qref · The power factor can be calculated by using 
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equation (3.88). Base on that equation, the power factor pf is one if the reactive 
power is set to zero. The reference reactive power is set to about -160 var and+ 103 
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Figure 3-59: Generated waveforms during unity power factor. From top: 
Phase a voltage (75V jdiv) and current (5A/div), estimated input 
instantaneous active power P (625W jdiv), and reactive power Q (625Varjdiv) 
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var to demonstrate a leading and lagging power factor operation, respectively. 
Figure 3-60 and Figure 3-61 show the resultant waveforms from both power factor 
operation modes. The phase a current is leading the phase a voltage during leading 
power factor. On the other hand, the phase a current lags its associate phase voltage 
during lagging power factor mode. The estimated active power P does not change so 
much for both operation modes. 
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Figure 3-60: Generated waveforms during leading power factor. From top: 
Phase a voltage (75V jdiv) and current (5A/div), estimated input 
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Figure 3-61: Generated waveforms during lagging power factor. From top: 
Phase a voltage (75V jdiv) and current (5Ajdiv), estimated input 
instantaneous active power P (625W jdiv), and reactive power Q (625Varjdiv) 
Experimental tests are also conducted to verify the dynamic performance of the 
proposed VFDPC. Figure 3-62 shows transient responses for rapid change of load 
power under unity power factor operation. The additional resistors are abruptly 
connected in parallel with the existing resistor at the output of the PWM rectifier to 
cause a sudden increase in the load power. As a result, the estimated input active 
power P and the phase currents increase simultaneously to fulfill the load power 
demand. The proposed control method is able to maintain the de-link output voltage 
at the reference value of 150 V and the sinusoidal line currents with unity power 
factor. The estimated reactive power Q is kept at 0 var to maintain unity power 
factor operation of the PWM rectifier. 
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Figure 3-62: Transient response for load power increasing 143%. From top: 
De-link output voltage (250V jdiv), estimated input active power (625W jdiv), 
estimated input reactive power (625Varjdiv), and phase a current (SA/div) 
Evaluation of the dynamic response under the change of load power from high to 
low power demand is performed by instantly disconnecting the additional resistors 
in parallel with the existing load resistor of 140 Q. Figure 3-63 shows the transient 
responses during this condition. The input estimated active power P and the phase 
current are decreasing concurrently to meet the decreasing of the load demand. The 
de output voltage level is kept almost constant at its reference value of 150 V while 
maintaining the sinusoidal line currents flowing through the ac-dc converter system. 
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Figure 3-63: Transient response for load power decreasing 143%. From top: 
De-link output voltage (250V jdiv), estimated input active power (625W /div), 
estimated reactive power (625Varjdiv), and phase a current (SA/div) 
A dynamic behavior of the front-end rectifier under a step change in output 
voltage reference is shown in Figure 3-64 and Figure 3-65. In Figure 3-64, the de 
output voltage increases according to a change of the de voltage reference from 150 
V to 235 V. On the other hand, the de output voltage decreases following the change 
of the de voltage reference from 235 V back to 150 Vas shown in Figure 3-65. The 
estimated active power P is also increased and decreased steadily to new values 
during the changes of output voltage while maintaining the estimated reactive 
power Qat 0 var. The proposed control method is able to generate almost sinusoidal 
phase currents with low THO and unity power factor before and after the changes of 
the de output voltage reference. 
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Figure 3-64: Dynamic response during a change in de voltage reference from 
150 to 235 V. From top: De-link output voltage (250V fdiv), estimated input 
active power (625Wfdiv), estimated reactive power (625Varfdiv), and phase 
a current (10A/div) 
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Figure 3-65: Dynamic responses during a change in de voltage reference from 
235 to 150 V. From top: De-link output voltage (250V fdiv), estimated input 
active power (625W fdiv), estimated reactive power (625Var /div), and phase 
a current (10A/div) 
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3.11 Experimental Results of the Virtual Flux Direct Power Control 
utilizing Conventional Switching Look-up Table 
Experimental work is also conducted to evaluate and compare the performance 
of both the VFOPC utilizing the new developed switching table and the VFOPC 
working with the conventional switching look-up table as presented by the authors 
in [22] and [36]. The conventional switching table is given in Table 3-5. Figure 3-66 
and Figure 3-67 represent the three phase currents during steady state and unity 
power factor operation mode. The input currents in all phases are distorted due to 
the unsuitable and non-optimal voltage vectors selected by the conventional 
switching table to operate the PWM rectifier. The selection of those voltage vectors 
will degrade the estimation of the input active and reactive powers. As a result, the 
waveforms of the estimated active and reactive power as shown in Figure 3-68 
consist with significant ripple components. The current harmonic spectrum from 
the experiment as presented in Figure 3-69 gives confirmation of the previous 
simulation results that the conventional switching table generates higher THO of 
input current in comparison with the THO current produced by a newly developed 
switching table. 
Figure 3-66: Three phase input currents produced by VFDPC with 
conventional switching table (2.5A/div) 
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Figure 3-67: Phase voltages (75V fdiv) and currents (2.5A/div) at unity power 
factor. From top: Phase a voltage and current, Phase b voltage and current 
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Figure 3-68: Generated waveforms during steady state and unity pf. De-link 
output voltage (250V fdiv), estimated input active power (625W /div), 
estimated input reactive power (625varjdiv), and phase a current (SA/div) 
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Figure 3-69: Harmonic spectrum of the input line current 
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3.12 Experimental Results of the Proposed Virtual Flux Direct Power 
Control under Unbalanced Three Phase Voltage Supply 
Performance of the proposed VFDPC utilizing a newly developed switching look-
up table is also experimentally studied during imbalanced three phase voltage 
supply condition. The magnitude of phase a voltage is decreased to 66% of the 
voltage magnitude during the balanced condition, while the remaining phase b and 
phase c are kept at their original values during the balanced voltage condition. 
Figure 3-70 shows the experimental unbalanced three phase voltage waveforms 
with reduce magnitude on the phase a voltage. The VFDPC scheme is able to 
produce almost sinusoidal three phase currents with unity power factor and low 
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Figure 3-70: Unbalanced three phase input voltages (75V fdiv) 
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Figure 3-71: Phase voltages (75V jdiv) and currents (2.5A/div) at unity power 
factor. From top: Phase a voltage and current, Phase b voltage and current 
e Prevu 
50.0tnV 125 H z 11 5 0 .20 % 
Figure 3-72: Harmonic spectrum of the input line current 
Waveforms of the generated de-link voltage Vdo estimated active power P, 
estimated reactive power Q and grid phase a current lg ,a during the steady state 
condition are shown in Figure 3-73. The estimated reactive power Q is maintained at 
l 
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0 var for a unity power factor operation. The estimated active power Pis oscillates 
slightly due mainly to the second order harmonic component generated from the 
unbalanced voltage supply condition. The de-link capacitor effectively reduces the 
de voltage output ripples caused by the second harmonic component. 
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Figure 3-73: Steady state response. From top: De-link output voltage Vdc 
(250V /div), estimated input active power (625W jdiv) and estimated reactive 
power (625Varjdiv), and phase a current (SA/div) 
Figure 3-7 4 shows the experimental waveforms obtained during rapid change 
of load power. The active power P and the phase a current lg,a increase 
simultaneously to fulfill increases of the load power demand. The reactive power Q 
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Figure 3-74: Transient response for load power increasing 143%. From top: 
De-link output voltage (250V fdiv), estimated input active power (625W /div), 
estimated input reactive power (625Varjdiv), and phase a current (SA/div) 
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3.13 Chapter Summary and Discussions 
This chapter presents a new control scheme for the pulse width modulated 
three phase ac-dc voltage source converter without employing any voltage sensors 
to measure the three phase voltage supply. The Virtual Flux Direct Power Control 
(VFDPC) scheme utilizes only three current sensors for measuring the three phase 
currents, and a voltage sensor for measuring the de-link output voltage. Therefore, 
the size and cost of the a c-dc converter system can be reduced. The proposed VFDPC 
has been successfully developed, simulated and implemented by estimating the grid 
virtual flux and the instantaneous active and reactive powers. Selection of the 
suitable converter voltage vector for switching purpose is performed by a newly 
designed switching look-up table. A comprehensive and systematic approach has 
been presented in developing the switching table. In addition, a compensation 
method to correct the magnitude and phase errors of the virtual flux estimation is 
introduced in this work. The proposed control scheme utilizes two hysteresis 
controllers in the power control loops and a discrete proportional integrator (PI) in 
the outer loop for regulating the de-link output voltage. 
The simulation results show that the proposed VFDPC is able to produce three 
phase input currents with low total harmonic distortion, unity power factor, 
changeable power factor operation mode, and adjustable de-link output voltage. The 
real-time implementation of the ac-dc converter system incorporating the proposed 
virtual flux control technique is performed with the DS1104 digital signal processing 
board slotted in the desktop computer. There exists close agreement between the 
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simulated and experimental performance during both steady states and transient 
conditions. Moreover, the newly developed switching table generates lower 
harmonic distortion of line currents than the conventional switching table does. 
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Chapter 4 
Development of the Grid Virtual Flux Oriented Control 
for the Three-Phase AC-DC Converter 
4.1 Introduction 
The basic idea of direct power control (DPC) is a direct control of active and 
reactive powers without any internal current control loop and pulse width 
modulator (PWM). The switching states are selected based on the error statuses 
which are denoted by dp and dQ, generated by two independent hysteresis 
controllers as shown in Figure 3-1 and Figure 3-2. The switching table has to be able 
to keep the error signals of desired and estimated active and reactive powers within 
the upper and lower hysteresis boundaries, by setting appropriate hysteresis bands 
and choosing the correct voltage vector for a particular grid voltage vector angle and 
load power demand. Although the hysteresis controller offers a fast dynamic 
response, it can be considered as a major factor responsible for the resulting 
variable switching frequency in the DPC method. Consequently, the current 
harmonic spectrum is spread into a wide frequency range and the maximum 
capabilities of the converter cannot be fully utilized. 
In order to produce a fixed switching frequency while preserving the 
advantages of applying a virtual flux concept in the controller system, this chapter 
proposes a new approach for developing a controller which adopts the current 
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control technique used in voltage oriented control (VOC) and the power estimation 
method derived from the proposed virtual flux direct power control (VFDPC). The 
advantage of this approach is that the new developed control strategy which is 
known as virtual flux oriented control (VFOC) is less sensitive to line voltage 
variations because of a low-pass filter characteristic introduced by the virtual flux 
estimation procedure. The other benefit of VFOC is the absence of the voltage 
sensors to measure the grid three phase supply voltages, so that the whole system 
cost and size can be reduced. 
4.2 Mathematical Model of the PWM Rectifier in a Synchronous 
Rotating dq-Reference Frame based on the Virtual Flux Concept 
The proposed control scheme which is described as grid Virtual Flux Oriented 
Control (VFOC), is developed by combining the knowledge of the Voltage Oriented 
Control (VOC) scheme and the power estimation method derived in the direct power 
control based on grid virtual flux concept (VFDPC). The voltage equations of the 
PWM rectifier in the synchronous rotating dq-reference frame as shown in equations 
(4.1) and (4.2) cannot be implemented directly since no voltage sensors are 
employed to measure the three phase grid voltages. Consequently, the information 
of the three phase grid voltages is not available to obtain the grid voltages in a 




Eg,q = Rlg,q + Ldt + wLig,d + Vconv,q (4.2) 
Therefore, the estimation of the grid voltage equations in the dq-frame has to be 
made according to the virtual flux theory so that the proposed control scheme is able 
to utilize the decoupling and feed-forward components to enhance the performance 
of the PWM voltage source rectifier (VSR) during both balanced and unbalanced 
voltage supply conditions. 
4.2.1 Derivation of the Proposed Mathematical Model for AC-DC 
Converter in a dq-Reference Frame 
The voltage vector equation of ac-dc converter in a stationary a,B-reference 
frame is derived in a subchapter 2.3.2 and the final equation is given as: 
- - d - -
Eg ,a{J = Rfg,a{J + L d t fg,a{J + Vconv,a{J (4.3) 
By manipulating the vir tual flux definition as presented in equation (3.6), the three 
phase grid voltage vector Eg ,af3 can be estimated by differ entiating the grid flux 
vector 'frg,af3 as shown in ( 4.4 ). 
- d -E - -IJI g,a{J - d t g,a{J 
(4.4) 
Equation ( 4.4) can be interpreted such that a time variation of the virtual flux vector 
results in the induced voltage vector. 
The general relationship between a ,B-reference frame and dq-reference frame 
vector components is given by 
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x = x e-Jwt dq a{J ( 4.5) 
where x represents the amplitude of any electrical quantity such as voltage, current 
or virtual flux. All components in stationary a,B-coordinates can be transformed into 
rotating dq-coordinates by using the transformation matrix given in ( 4.6). On the 
other hand, any components in rotating coordinates can be transformed into 
stationary coordinates by the transformation matrix equation shown in ( 4.7). 
[xd] [ case Xq - -sinB sin(}] [Xa] case Xp (4.6) 
[Xa] = [c~s(} Xp smB -sine] [xd] case Xq (4.7) 
Hence, the relationship between the grid virtual flux vectors in the dq-frame and the 
a,B-frame can be derived as: 
- _ - -jwt 
Eg,dq - Eg,ape 
d - d- . 
-IJI =-IJI e - 1wt dt g ,dq dt g ,afl (4.8) 
Rearrange equation ( 4.8) , to obtain equation ( 4. 9) : 
d- d- . 
_ IJI = _ IJI e1wt dt g,a{J dt g,dq (4.9) 
The grid current vector and the converter pole voltage vector in the stationary 
reference frame used in equation ( 4.3) can be transformed into the synchronous 
rotating reference frame by manipulating and rearranging equation ( 4.5). 
Subsequently, the voltage equation of ac-dc converter in the stationary reference 
frame as given in equation ( 4.3) can be represented and transformed into the 
synchronous reference frame as shown in equation (4.10). 
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d (iU Jwt) _ Rl- Jwt + L d (!- Jwt) + v- Jwt dt :rg,dqe - g,dqe dt g,dqe conv,dqe (4.10) 
It can be further resolved such as: 
d(lftg,dq) efwt +j'wlft e fw t 
dt g,dq 
= RT efwt + L d(Tg,dq) efwt +}·wLT e fwt g,dq dt g,dq 
(4.11) 
- . t 
+ Vconv,dqeJw 
d('Pg,d + j'Pg,q) jwt + · (tTl + 'tTl ) jwt 
dt e }W Tg,d j Tg,q e 
= R(l + '[ )eiwt + L d(lg,d + }lg,q) efwt 
g,d J g,q dt 
(4.12) 
+ JwL(l9 ,d + Jl9 ,q)eiwt + (Vconv,d + JVconv,q)eiwt 
As mentioned in subchapter 3.3, a derivative of the grid virtual flux vector in dq-
d( V1 d+}V1 ) 
coordinates 9' dt g ,q , would vanish because 'f'9 ,d and 'f'9 ,q are the flux magnitude 
and are constant in the rotating synchronous frame. Therefore, splitting the real and 
imaginary parts of equation ( 4.12), will lead to the new voltage equations of the grid 
connected PWM VSR based on virtual flux in the dq-synchronous reference frame as 
shown in (4.13) and (4.14). 
dlg,d 
-w 'f'9 ,q = Rlg,d + L dt- wLl9 ,q + Vconv,d (4.13) 
(4.14) 
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The proposed VFOC method is synchronized with the grid virtual flux vector. 
Therefore the grid virtual flux angle e is used by the transformation matrix given in 
equations ( 4.6) and ( 4.7). The angle e can be calculated by using: 
e = tan- 1 ('Fg,{J) 
'Fg,a ( 4.15) 
As the supply three phase voltages are not always purely sinusoidal and balanced, 
the grid virtual flux angle obtained by ( 4.15) may deteriorate. Therefore, a phase 
locked loop (PLL) is used to obtain the grid virtual flux vector angle. The PLL method 
used in this work is based on a synchronous reference frame of the grid vi rtual flux. 
4.3 Estimation of the Current Vector References and Development of 
the Proposed Virtual Flux Oriented Control 
The ideal integration that is used to calculate the grid virtual flux components as 
shown in equations (4.16) and (4.17) might saturate due to the integration drift 
caused by either noise or de offsets present in the sensed current or voltage. 
Therefore, a low-pass filter normally replaces the pure integrator. However, a 
simple first-order low-pass filter will reduce the system performance because it 
produces errors in phase and magnitude of the virtual flux components. In order to 
minimize these errors, the phase and magnitude compensation method that has 
been previously presented in subchapter 3.2 is adopted in the virtual flux estimation 
procedure used in the proposed VFOC. 
'Fg,a = J Vconv,adt + Llg,a 




The proposed VFOC exploits direct current vector control in the dq-coordinates 
by comparing the reference current and the measured current components in order 
to generate the correct voltage reference signals to the sinusoidal pulse width 
modulator (SPWM). Three current sensors are used to measure the actual three 
phase input currents. The three phase currents are transformed into the dq-
coordinates by using the frame transformation matrix given by equations (2.17) and 
(4.6). 
The reference current vector components lg,d,ref and lg,q,r e f• are calculated by 
manipulating the equations of instantaneous active and reactive power in the 
synchronous rotating reference frame which have been derived previously in 
subchapter 3.3.1. The estimated instantaneous active power P and reactive power Q 
in a synchronous reference frame are given by equations ( 4.18) and ( 4.19), 
respectively. Manipulating both power equations, the reference currents in dq-
coordinates used by the proposed VFOC method can be written as shown in 





-'P p + 'P Q ) I = 213 g,q ref g ,d r e f g ,d,ref w('P2 + tp2 ) 
g,d g .q 
(4.20) 
I = 213 ('Pg,dPref + 'Pg,qQref) g ,q,ref w('P2 + tp2 ) 
g ,d g ,q 
(4.21) 
The reference active power Pref is determined by using the information of the error 
signal produced by the voltage controller and the de-link reference voltage Vdc,r ef· 
The reactive power reference Qref in equations ( 4.20) and ( 4.21) is set to zero var to 
achieve unity power factor operation. In some applications however, the front-end 
ac-dc converter is required to operate in leading power factor mode to compensate 
for the motoring loads of lagging power factor that are connected in a near-by utility 
grid. 
Figure 4-1 shows the control structure of the proposed VFOC. The objective of 
the control system is to maintain the de-link output voltage Vdu at the required level 
of de-link reference voltage Vdc,ref• while maintaining almost sinusoidal currents 
drawn from the grid power system and in phase with their associate phase voltages 
to satisfy the unity power factor operation. The error signal between the command 
and the measured de output voltage is processed by an outer proportional integral 
(PI) de-link voltage controller. Accordingly, a de current Ide generated by the PI 
controller is multiplied with the de-link reference voltage Vdc,ref to acquire the 
required active power P ref· The estimation of the current vector reference 
components lg,d,ref and lg,q,ref is performed by the Current References Estimator 
block which basically consists of equations ( 4.20) and ( 4.21). 
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The current reference components lg,d,ref and lg,q,ref are compared with their 
respective measured current components lg,d and lg,q to obtain the error signals 
which are fed to the two PI regulators that are located in the current control loop as 
shown in Figure 4-1. The PI regulators compensate any existing error by generating 
appropriate control voltages. 
Equations (4.13) and (4.14) reveal that the voltage equations of the three phase 
ac-dc converter in each of the dq-coordinates are dependent on the other 
component in the other axis due to the cross-coupling terms wLig,q and wLig,d· In 
order to implement independent controllers for the two coordinates, the influence of 
the q-axis component on the d-axis components, and the influence of the d-axis 
component on the q-axis components have to be removed. Therefore a decoupling 
network, consisting of blocks containing wL information, is used in the proposed 
VFOC to minimize the coupling effects and hence improve the converter control 
performance. In addition, the estimated grid voltages w 'Pg ,q and w '.Pg,d derived from 
the virtual flux concept, are utilized as the feed-forward components which can 
reduce the influence of any grid harmonic disturbance that will degrade the 
converter control system performance. 
Finally, the converter pole voltage vector components Vcanv,d and Vcanv,q are 
generated by combining the voltages from the dq decoupling network and the feed-
forward components as shown in Figure 4-1. The dq voltage components Vconv,d and 
Vconv,q are transformed back into the three phase abc-coordinates using the grid 
vi rtual flux vector angle B information. The sw itching signals for the PWM rectifier 
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are generated by a sinusoidal pulse width modulator (SPWM). The SPWM works by 




V dc,ref lct References cr Estimator 
Vctc 
l g,q,ref + 
Qref 8 
3<1> to a~ 
Transformation 
Figure 4-1: Control structure of the proposed VFOC scheme for PWM AC-DC 
Converter 
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4.4 Development of the Current Controller and Voltage Controller for 
the AC-DC Converter 
The inner current control loop and the de-link outer voltage control loop 
strongly affect the performance of the entire AC to DC converter system. References 
[13] and [28] present recently used voltage and current control techniques for the 
three-phase PWM voltage source converter (VSC). In general, there are two main 
groups of the voltage and current controllers; the voltage and current controllers 
operating in a stationary reference frame which are working with ac components, 
and the voltage and current controllers operating in a rotating reference frame 
which are working with de components. However, the controllers working in a 
rotating reference frame have the advantage of being able to minimize a steady-state 
error. 
In the proposed virtual flux oriented control (VFOC), the inner current 
controller and the outer voltage controller that operate in a rotating reference frame 
are employed. The parameters of three PI controllers, two of which are located in 
the current control loop and one in the voltage control loop, are tuned by using the 
symmetrical optimum (SO) method taking into consideration the time delay effects 
to the controller performance. The main contributions to the total time delay are the 
sampling time period T5 , statistical delay of pulse width modulation TPwM' and 
switching dead time Td [19, 28]. 
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4.4.1 Development of the Current Controller 
The current controller block diagram with a PI regulator is depicted in Figure 
4-2. The current controller in Figure 4-2 is valid for both the direct d-axis and the 
quadrature q-axis of the line current vector. Therefore, the two PI controllers in d-
axis and q-axis in the current control loops as shown in the proposed VFOC scheme 
block diagram of Figure 4-1, have identical PI parameters. 
PI controller PWM VSC 
Figure 4-2: Current control loop with PI controller 












proportional gain of the PI regulator 
integrating time 
converter gain 
total time delay in current controller 
voltage of the PWM voltage source converter 
voltage disturbance 
line inductance 
inductor's internal resistance 
measured line current in a rotating reference frame 
reference current in a rotating reference frame 
The total time delay of the inner current control loop Trc is defined by: 
(4.22) 
where: 
sampling time period 
statistical time delay of pulse width modulation signals 
converter dead time 
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The converter gain Kc is assumed equal to one (Kc = 1). Meanwhile, the dead time Td 
is negligible in the case of ideal converters. The transfer function of line inductors in 
Figure 4-2 can be modified for simplifying the current controller analysis. The 
modified transfer function of line inductors is used in the current control loop as 











Figure 4-3: Current control loop with modified line inductors transfer function 
TRL is a time constant of the line inductors and can be written as : 
L 
TRL =-R 





By assuming the voltage disturbance Vdist is constant and the voltage source 
converter gain Kc=1, the current controller open loop transfer function G0 c(s) can 
be derived as: 
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( 4.25) 
Considering that the time constant of line inductors TRL is the dominant time 
constant, the line inductors transfer function can be simplified as follows: 
KRL KRL 
sTRL + 1 ~ sTRL ( 4.26) 
Consequently, the current controller closed loop transfer function Gcc(s) can be 
derived as: 
Gac(s) 
Gcc (s) = 1 + Gac(s) 
KpcKRL(sT1c + 1) 
( 4.2 7) 
According to the symmetrical optimum (SO) method, the proportional gain Kpc and 
the integral time constant T1c of the current control loop can be computed as shown 
in equations ( 4.28) and ( 4.29), respectively. 
(4.28) 
(4.29) 
Subsequently, the integral gain of the current controller K1c can be computed by 
using: 
( 4.30) 
The proportional gain Kpc and the integral gain K1c of the PI current controller must 
be tuned properly in order to satisfy the Nyquist stability criterias as mentioned in 
subchapter 3.6. In order to maintain the system stability, a cut-off frequency of the 
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fast open loop current controller has to be designed lower than the converter 
switching frequency. Meanwhile, the cut-off frequency for the slow open loop outer 
voltage controller is designed lower than the inner current controller cut-off 
frequency. 
Current controller open loop analysis can be made by substituting equations 
(4.28) and (4.29) into the open loop transfer function G0 c(s) given by equation 
( 4.25). As a result, the complete open loop transfer function will have the form of: 
_ TRL(s4Trc + 1) ~ TRL(s4Trc + 1) 
- 2Trc(s 2 4T:fc + s4Trc )(sTRL + 1) ~ (s 2 8Tlc + s8T:fc )sTRL 
s4Trc + 1 (4.31) 
Consequently, the open loop transfer function of equation ( 4.31) is used to obtain 
the current controller closed loop transfer function Gcc (s): 
Gac(s) 
Gcc (s) = 1 + Gac(s) 
s4Trc + 1 
s4Trc + 1 
( 4.32) 
AC to DC converter system parameters as given in Table 4-1 are used to 
determine the parameters of the PI controller of the current controller. The step and 
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frequency responses of the current controller are shown in Figure 4-4 and Figure 
4-5, respectively. Figure 4-4 indicates that the calculated PI controller parameters 
based on the SO method generate a stable transient response of the line current 
during a step change on the current reference at time t=ls. At time t=l.04s, a step of 
voltage disturbance is applied to the current control loop. The PI regulator is able to 
retain the actual line current at the reference value after experiencing a small dip 
caused by the disturbance. A bode diagram of the open loop current controller 
frequency response is shown in Figure 4-5. The open loop current controller has a 
phase margin of 37.4° with 1170rad/s or 186Hz cut-off frequency, and infinity gain 
margin which indicate that the controller is working in stable conditions. 
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Figure 4-5: Bode diagram of the open loop current controller 
147 
As shown by the line current step response in Figure 4-4, tuning of the PI regulator 
based on the SO method generates about 40% current overshoot which is caused by 
the forcing element in the numerator of the closed loop current controller transfer 
function as given by equation ( 4.32). In order to reduce the current overshoot, a first 
order low-pass filter on the reference current can be used. The low-pass fi lter 
transfer function GCLp(s) is given by: 
1 
GCLp(s) = 1 + T S CLP 
( 4.33) 
The current reference low pass filter time constant TcLP is set to 4Trc for cancelling 
the numerator of equation ( 4.32). Therefore, the new current controller closed loop 
transfer function can be written as: 
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1 
Gccnew(s) = GcLP(s) Gcc(s) = 3T3 T + 2T 2 + 4T + 1 ( 4.34) 
S TC TC S TC S TC 
This new current controller closed loop transfer function can be approximated by 
first order transfer function as: 
1 1 
Gccnew(s) = 3 3 2 2 :::::: 1 4T 
s 8Trc + s Trc + s4Trc + 1 + s rc 
(4.35) 
The current control loop is modified to include the current reference low-pass 
prefilter as shown in Figure 4-6. 








Figure 4-6: Current controller with a low-pass pre-filter connected to the line 
current reference signals 
Comparison of the current controller performance with and without the reference 
current low-pass pre-filter is shown in Figure 4-7. The reduction of current 
overshoot during a step change in the reference current is clearly observed for the 
current controller with the pre-filter. However, the transient response for a step 
change in voltage disturbance is unchanged. 
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Figure 4-7: Performances on the line current step response and voltage 
disturbance rejection capability with and without a low-pass prefilter 
4.4.2 Development of the De-link Voltage Controller 
The de-link voltage control loop with a PI compensator is used to regulate the de 
output voltage of the ac-dc converter. The de-link controller is developed by 
assuming that the inner current control loop can be modeled with the first order 
transfer function. Therefore, the closed loop of current controller Gcc(s) is 
approximated by the first order transfer function with equivalent time delay of Trc 
as shown in equation ( 4.36): 
1 
Gcc (s) = 1 + s4Trc 
The total time delay in the closed loop current controller Trc is defined by: 
where 
sampling time period 
statistical time delay of pulse width modulation 










Figure 4-8: Voltage control loop with a PI controller 
The voltage controller total time delay Trv is defined as: 
where: 
Trc total time delay in current controller 
r1 de-link voltage low-pass filter time constant 
(4.38) 
A digital low pass filter with the filter time constant r1 is utilized in real time 
implementation for reducing the ripple and noise of the measured de-link output 
voltage. The time constant of r1 = 0.003s has been found satisfactory to achieve 
smooth and constant de-link output voltage. The load current disturbance input 
signal/load is added into the voltage control loop to evaluate the effectiveness of the 
PI regulator during the changes of load current demand. 
The open loop transfer function of the voltage controller G0 v(s) of Figure 4-8 
can be derived by assuming that the load current disturbance is constant. 
Consequently, the load current disturbance input signal can be removed from the 
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voltage control loop during the derivation of voltage controller transfer function. 
The voltage open loop transfer function can be written as: 
Kpv(sTEV + 1) 
G0 v (s) = ------
sTEV(sTyv + 1)sC (4.39) 
Accordingly, the open loop transfer function is used to compute the voltage 
controller closed loop transfer function Gcv(s): 
G0 v(s) 
Gcv(s) = 1 + Gav(s) (4.40) 
Based on the SO method, the converter system parameters given in Error! 
Reference source not found. and the proper estimation of the voltage controller 
total time delay Tyv, the de-link voltage controller's proportional gain Kpv and 
integral time constant TEV are computed by using equations ( 4.41) and ( 4.42), 
respectively. 
c c 
Kpv = -- = -----
2Tyv 2( 4Tyc + Tr) ( 4.41) 
TEV = 4Tyv = 4( 4Tyc + Tr) (4.42) 
The step and frequency responses on the voltage control loop are shown in Figure 
4-9 and Figure 4-10, respectively. Figure 4-9 shows that with a proper tuning of a PI 
controller, the voltage controller is able to produce a stable transient response of the 
de output voltage Vdc during a step change on the de voltage reference Vdc,ref at time 
t=1s. At time t=l.4s, a 10% disturbance in the load current I1aad is injected into the 
voltage control loop. However, the de-link output voltage is maintained at a 
reference value although suffering a small dip caused by a disturbance. 
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A bode diagram of the open loop voltage controller frequency response is 
shown in Figure 4-10. An analysis of the bode diagram reveals that the open loop 
voltage controller has a phase margin of 39.1° with 37.4rad/s or 6Hz cut-off 
frequency. The cut-off frequency value gives a confirmation that the bandwidth of 
the voltage control loop is lower than the bandwidth of the current control loop 
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Figure 4-10: Bode diagram ofthe open loop voltage controller 
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4.4.3 Effects of the Decoupling and Feed-forward Components to the 
Current Controller Performance 
The two dq voltage equations of the grid connected voltage source converter as 
shown in (4.13) and (4.14) are dependent on each other due the cross-coupling 
terms given by wLI9,q and wLlg,d· The cross-coupling terms will reduce the 
controller performance by increasing the line current total harmonic distortion 
during step changes in the reference current magnitude. A decoupling network as 
shown in Figure 4-11 is introduced in the proposed VFOC in order to reduce the 
negative impacts of the coupling components and hence, improve the converter 
control performance. In addition, the feed-forward components given by w 'Fg,q and 
w 'Fg,d are added in the decoupling network to minimize the influence of grid 
harmonic disturbance to the current controller performance. Performances of the 
current controllers with and without the decoupling network and feed-forward 
components are compared through Matlab/Simulink simulation analysis. 
Figure 4-12 shows the current responses due to step changes of the reference 
active current. The PI controllers in the current control loops are tuned based on the 
SO method which has been explained in previous sections. The reference d-axis 
current Id ,r e f is kept at OA to imitate the condition of unity power factor mode. A 
step change of the q-axis current Iq ,r ef• which has direct influence on the active 
power, takes place at time t=1s. At this time period, Iq,re f changes from OA to 1A. 
Later, at time t=1.04s, Iq,r e f changes from 1A to -1A. The current controller with the 
154 
decoupling and feed-forward components produces smaller magnitude of 
oscillations in the d-
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Figure 4-12: Current responses due to step changes in q-axis reference current 
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axis current Id during step changes in the reference active current Iq ,ref· Current ld 
has a direct influence on the reactive power. However, the responses of the active 
current lq to step changes in its reference, have almost similar responses for both 
controllers, with and without the decoupling and feed-forward components. 
Performance of the proposed decoupling network of current controller with and 
without feed-back components being injected into the current controller is also 
evaluated by using Matlab/Simulink. Figure 4-13 shows the effects of the grid 
voltage disturbances to the dq line currents flowing from the three phase grid to the 
load via the voltage source converter. During initial condition of the simulation 
process, the d-axis current Id, q-axis current Iq and q-axis grid voltage E9 ,q are set to 
OA, 1A and 100V, respectively to imitate the condition of steady state and unity 
power factor operation mode. At time t=1s, a step change of 10% in the grid voltage 
E9 ,q is injected into the system and maintained until time t=l.04s. Subsequently, a 
step change decrease of 20% in the grid voltage E9 ,q takes place at time t=l.04s. The 
current controller incorporating the decoupling network and the feed-forward 
components generates smaller magnitudes of transients and oscillations in the dq 
line currents during the disturbances in the grid voltage supply. In contrast, the 
decoupling network without the feed-forward components produces significantly 
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Figure 4-13: Current responses due to the disturbances in grid voltage supply 
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4.5 Simulation Results and Performance Analysis of the Proposed 
Virtual Flux Oriented Control under Balanced Three Phase Voltage 
Supply 
The entire ac-dc converter system utilizing the proposed vi rtual flux oriented 
control (VFOC) is developed and simulated in the Matlab-Simulink discrete 
environment to study its steady state and dynamic performances. The main 
parameters used in the simulation are given in Table 4-1. 
Table 4-1: Main Parameters Used in the Simulation 
Input phase voltage (peak) £9 70.71 v 
Source voltage frequency f 60Hz 
De-link voltage reference Vdc,ref 1SOV 
Resistance of reactors R 0.2fl 
Inductance of reactors L 1SmH 
DC-Iink capacitor C 10.8mF 
Load resistance R Load 140.(1 
Sampling time Ts 201-!S 
Sampling frequency fs = 1/T5 50Khz 
Switching frequency fsw 2460Hz 
The grid virtual flux components in the stationary a,B-reference frame and the 
rotating dq-reference frame are shown in Figure 4-14 and Figure 4-15, respectively. 
The virtual flux components in the dq-coordinates are used by the phase locked loop 
(PLL) to determine the grid virtual flux vector angle as shown in Figure 4-16. The 
correct estimation of the virtual flux components is required in order to make sure 
the controller is synchronized properly with the three phase supply voltage during 
both balanced and unbalanced voltage conditions. Furthermore, the accurate 
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information of the virtual flux vector components and angle, is required to ensure 
appropriate calculation of the reference currents in the dq-coordinates given by 
Id,ref and Iq ,ref· 
Figure 4-17 (a) and (b) represent the balanced three-phase grid side voltage 
and line current waveforms, respectively. The proposed VFOC method is able to 
produce balanced three phase sinusoidal line currents with unity power factor. A 
better insight of the line current performance during the steady state and unity 
power factor operation is given by Figure 4-18. The figure shows that the phase 
voltage is in phase with its associate phase current during unity pf mode. Moreover, 
the line current harmonic spectrum analysis as shown in Figure 4-19 reveals that 
the proposed VFOC produced 2.32% total harmonic distortion (THO) which fulfills 
the standard requirement and regulation, and the THO is lower than the current 
THO generated by the direct power control (OPC) method. The VFOPC with new 
switching table generates 4.66% current THO which is slightly higher than the 
2.32% current THO generated by the proposed VFOC scheme. Note that the 
sinusoidal pulse width modulator produces side band harmonic components around 
the switching frequency and multiples of the switching frequency as shown in the 
line current harmonic spectrum in Figure 4-19. The proposed VFOC works by 
utilizing the synchronous rotating reference frame components. The line currents in 
the dq-frame /d and lq are shown in Figure 4-20. The measured d-axis current 
component is kept at OA by the controller to achieve unity pf operation. The 
proportional and integral (PI) regulators used in the voltage and current control 
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loops are able to produce and regulate the de output voltage Vdc according to the 
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Figure 4-14: Virtual grid flux in stationary a,B-coordinates 
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(a) 
Figure 4-17: (a) Three phase input voltages (b) Three phase input currents 
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Figure 4-19: Frequency spectrum of the grid current 
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Figure 4-20: Supply currents in synchronously rotating dq-reference frame 
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Figure 4-21: Generated de-link output voltage 
3 
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The proposed VFOC method is able to adjust the power factor of the converter 
system by providing a suitable value to the required reactive power Q ref and 
therefore correct values of the reference currents as mentioned in equations (4.20) 
and ( 4.21) can be determined. In this simulation study, the reference reactive power 
Q ref is set to -SOvar and +50var in order to demonstrate leading and lagging power 
fa ctor operation modes as shown in Figure 4-22 and Figure 4-23, respectively. The 
actual line currents ldq successfully track the reference currents ldq ,ref in both 
power factor modes. The measured line current ld is shifted down to a negative 
value which will cause the phase a current to lead the phase a supply voltage for 
leading power factor mode as shown in the top and bottom of Figure 4-22. On the 
other hand, a shift in the line current ld from OA to a positive value causes the phase 
a current to lag the phase a voltage during lagging power factor operation mode as 
shown in the top and bottom of Figure 4-23. 
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(a) 
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(b) 
Figure 4-22: Generated waveforms during leading power factor operation 
mode. (a) Line currents in dq-frame (b) Phase a voltage and current 
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Figure 4-23: Generated waveforms during lagging power factor operation 
mode. (a) Line current in dq-coordinates (b) Phase a voltage and current 
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Figure 4-24 shows the rectifier dynamic behavior under load variation during 
unity power factor operation. The load variation is performed by connecting 
abruptly a lOOQ resistor in parallel with the existing resistor at the de-link to cause 
a sudden disturbance in the load current. The resistor load is connected at a 
simulation time of 2 seconds. Forced by the voltage and current PI regulators, the 
line currents quickly increase to meet the demand for the additional load current 
without undesirable overshoot and oscillation. Moreover the de-link voltage 
recovers to the original value of lSOV after experiencing a small dip during the 
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(c) 
Figure 4-24: Transient responses for load variation from low to high power 
demand: (a) Line current in dq-coordinates (b) Phase a voltage and current 
(c) De-link output voltage 
Transient responses of the ac-dc converter de output voltage Vdc and line 
current ldq under step changes in the output voltage reference Vdc,ref are shown in 
Figure 4-25. The voltage command V dc,ref changes from 150V to 180V at 2s and back 
to 150V at 4s. With the estimated quantities for the feedback control, the control 
performance is satisfactory. The line current of the q-axis increased and decreased 
quickly to a new value during the step changes of output voltage while keeping the 
d-axis line current component at zero value to accommodate the increasing and 
decreasing of the converter output de voltage. 
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(b) 
Figure 4-25: Transient response for de output voltage changes: (a) De-link 
output voltage (b) Line current in dq-coordinates 
4.6 Simulation Results and Performance Analysis of the Proposed 
Virtual Flux Oriented Control under Dis torted Three Phase 
Voltage Supply 
Simulation analys is is also conducted to evaluate the proposed Virtual Flux 
Oriented Control (VFOC) under d istorted input supply voltage. The three phase 
voltage distortion is obtained by injecting 5% of the magnitude of the fundamental 
component into the fifth harmonic component of the positive sequence of the three 
phase voltage supply. A mathematical representation of the distorted three phase 
voltages with fifth harmonic injection is given by 
Eg,an = IE!cos(wt) + lk * E lcos(Swt) 
Eg,bn = IE Ieos ( wt- 23rr) + lk * £ Ieos ( Swt + 23rr) 
Eg,cn = IEicos ( wt + 
2
3rr) + lk * Elcos ( Swt- 23rr) ( 4.43) 
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where lEI denotes the voltage magnitude of the phase voltage fundamental 
component, and k is equal to 0.05 for 5% of the fundamenta l component. Figure 
4-26 shows the distorted three phase voltage waveforms. The low-pass fi lter action 
performed by the virtual flux estimation procedure has a significant impact to the 
quality of the three phase input currents as shown in Figure 4 27 and Figure 4-28. 
The proposed control method is still able to produce sinusoidal three phase currents 
and maintain the unity power factor operation. The input current THO is 4.02% 
which is slightly higher than the current THO for the balanced supply case. The 
proposed VFOC generates current THO of 2.32% during the balanced three phase 
input voltage condition. Waveforms of the input currents in a dq-reference frame, 
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Figure 4-27: Three phase input currents 
Fundamental (60Hz) = 1.508 , THO= 4.02% 
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Figure 4-28: Harmonic spectrum of the line current 
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Figure 4-30: Generated de-link output voltage 
4. 7 Simulation Results and Performance Analysis of the Proposed 
Virtual Flux Oriented Control under Unbalanced Three Phase 
Voltage Supply 
Performance of the proposed Virtual Flux Oriented Control (VFOC) is also 
analyzed during unbalanced three phase voltage supply condition. The unbalanced 
voltage supply condition is obtained by decreasing the magnitude of phase a voltage 
to 85% of the voltage magnitude during the balanced condition. Figure 4-31 shows 
the unbalanced three phase voltage waveforms with reduced magnitude on the 
phase a voltage. The proposed VFOC is capable to maintain almost sinusoidal three 
phase currents with low total harmonic distortion and unity power factor as shown 
in Figure 4-32 and Figure 4-33. The magnitude of the phase a current is slightly 
reduced to accommodate the decrease of the magnitude of phase a voltage. The line 
current total harmonic distortion (THO) is 5.31% which is s lightly higher than the 
input line current THO of 2.32% generated by the proposed VFOC during a balanced 
three phase voltage condition. 
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Due to the second harmonic component generated from the unbalanced three 
phase voltage supply, the measured currents in a rotating reference frame ld and lq, 
are slightly oscillating as shown in Figure 4-34. The measured d-axis current 
component is maintained at OA for the unity power factor operation. Consequently, 
the second harmonic component generated by the unbalanced voltage supply will 
appear as the voltage ripples in the converter de-link output voltage as shown in 
Figure 4-35. The voltage ripples have a frequency twice the fundamental frequency. 
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Figure 4-31: Unbalanced three phase input voltages 
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4.8 Implementation and Experimental Results of the Proposed Virtual 
Flux Oriented Control 
The experimental implementation of the proposed Virtual Flux Oriented Control 
(VFOC) is performed by using the ac-dc converter system set-up, developed in the 
MUN Power Devices and System Research Laboratory. The development of the 
proposed control strategy is carried out using Matlab/Simulink and the real-time 
implementation with a dSPACE 051104 digital signal processing board. The block 
diagrams in Figure 4-36 shows the configuration of main physical layout of the 
experimental set-up. The detailed explanation of the experimental set-up is given in 
Chapter 5. The main components of the experimental set-up consist of a three phase 
grid supply, three phase transformer, line inductors, ac-dc converter power circuit, 
gate drivers and isolation, de-link capacitor, variable resistive load, voltage and 
current sensors, and DSP controller board. 
The system main parameters are similar to the parameters used in the 
simulation, except that a few modifications are made in term of the sampling 
frequency and the switching frequency values, in order to accommodate the speed 
limitation of the digital signal processor board. The control algorithms are divided 
into two different sampling frequency loops according to the required sample time 
fo r each loop. The virtual flux estimation and the phase locked loop calculation are 
performed in a fast control loop with a sampling frequency of 16kHz, which 
corresponds to the sampling time of 62.5~s. On the other hand, the calculation of the 
dq current reference components, the outer de-link voltage control loop and the 
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inner current control loop, are carried out by a slower rate of sampling frequency. 
The voltage control signals produced by the current control loop have to be 
synchronized with the switching frequency of the sinusoidal pulse width modulator 
to minimize the harmonic of the three phase input currents. Therefore, the sampling 
frequency of the slow control loops and the IGBTs' switching frequency have been 
chosen to 6kHZ which is equal to the sampling time of 166.6 7~-ts. 
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Figure 4-36: Configuration of the experimental set-up for Virtual Flux Oriented 
Control (VFOC) 
A systematic and effective way for starting up the grid connected ac-dc 
converter is very important to prevent unnecessary large inrush current flowing 
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into the converter system. A detailed explanation for the start up implementation 
has been discussed in subchapter 3.10. Several waveforms that are monitored and 
obtained during the start up process are given in Figure 4-37. During the diode 
rectifier operation mode, the gate driver modules are disabled by the control signal 
from the DSP board. The de-link capacitor is precharged to a certain de voltage 
value Vdc given by equation (2.1) through the operation of anti-parallel diode 
across the IGBT switches. In the next stage, the DSP is activated to calculate the 
initial grid virtual flux vector components and angle for the synchronization 
purpose. The related waveforms during this process are shown clearly during the 
diode bridge rectifier mode in Figure 4-37. 
The gating signals from the gate driver modules are fed to the IGBT switches 
once the modules are activated by a control signal received from the DSP board. 
The DSP board will generate appropriate switching signals base on the proposed 
control scheme algorithms. The magnitude of the actual de-link output voltage is 
equal to the reference de voltage, and higher than the precharged voltage. Figure 
4-37 shows that the de output voltage is slightly increased during the PWM 
rectifier mode until the system establishes the steady state operation. The 
consistency calculation of the grid virtual flux angle ()during both the diode bridge 
rectifier mode and the PWM rectifier mode, will ensure the converter system is 
starting up properly without unnecessary large starting input currents. Instead, 
sinusoidal phase currents with low total harmonic distortion are obtained during 
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the steady state operation as indicated by the phase a current waveform in the 
same figure. 
Diode rectifier mode I PWM rectifier mode 
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Figure 4-37: Waveforms of some main components during start up process. 
From top: De output voltage (250V jdiv), grid virtual flux angle (radjs), real 
component of grid virtual flux (0.25wbjdiv), and phase a current (SA/div) 
The effectiveness of the virtual flux estimation and compensation method can 
be observed in Figure 4-38. The imaginary component of the grid virtual flux in the 
stationary reference frame lf'9 ,r3 is lagging the virtual flux real component lf'9 ,a by 
90°. A digitally phase locked loop implementation is used to calculate the grid virtual 
flux vector angle B. The angle information is used by the frame t ransformation 
matrixes as given in equations ( 4.6) and ( 4. 7). 
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Figure 4-38: Waveforms acquired during the PWM rectifier mode. From top: 
Grid virtual flux in stationary reference frame, grid virtual flux vector angle 
Figure 4-39 and Figure 4-40 show the input three phase currents produced by 
the VFOC method. The currents are almost sinusoidal and in phase with their 
associate phase voltages during the unity power factor operation mode. The current 
harmonic spectrum analysis as shown in Figure 4-41 indicates that the current 
fundamental component has the highest peak with a frequency of 60Hz. The low 
amplitude of the other harmonic components gives confirmation of the low total 
harmonic distortion in the line currents. 
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Figure 4-39: Three phase input currents (2.5Afdiv) 
Figure 4-40: Phase voltages (75V fdiv) and currents (2.5A/div) at unity power 
factor. From top: Phase a voltage and current, Phase b voltage and current 
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Figure 4-41: Harmonic spectrum of the input line current 
The front-end ac-dc converter utilizing the proposed VFOC can be operated in 
three different power factor modes by providing proper value to the reactive power 
reference Qref The reactive power reference is set to zero to obtain unity power 
factor operation which will result the phase a voltage is in phase with the phase a 
current as shown in Figure 4-42 (a). The measured d-axis current l d is kept at OA 
meanwhile q-axis current lq has a positive value during the unity power factor 
mode. On the other hand, during the real-time implementation analysis, the Q ref is 
set to approximately -7 4var and + 7 4var in order to demonstrate a leading and 
lagging power operation modes as shown in Figure 4 -42 (b) and (c), respectively. 
The measured line currents in a synchronous rotating reference frame l dq 
successfully track the reference currents l dq,ref in both power factor modes. The real 
component of measured line current ld is shifted down to a negative value which 
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will cause the phase a current to lead the phase a voltage for leading power factor 
mode as shown in Figure 4-42 (b). Shifting, the line current ld up to a positive value 
will cause the phase a current to lag the phase a voltage during lagging power 
operation mode as shown in Figure 4-42 (c). The magnitude of the complex 
component of measured line current lq is kept constant and does not change 
significantly during all three power factor modes. 
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Figure 4-42: Generated waveforms during three different power factor 
operation modes. (a) Unity power factor (b) Leading power factor 
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(c) Lagging power factor. From top: Phase a voltage (75V /div) and current 
(2.5A/div), d-axis current ld and q-axis current Iq(SA/div) 
Experimental tests are also conducted to verify the dynamic performance of the 
proposed VFOC. Figure 4-43 (a) and (b) show transient responses for sudden change 
of load power under unity power factor operation. The additional load resistors are 
abruptly connected and disconnected in parallel w ith the existing resistor at the 
output of the ac-dc converter to cause sudden increases and decreases in the load 
power demand. The magnitude of the measured q-axis current lq and the phase a 
current lg ,a are changing simultaneously to accommodate increases and decreases of 
the load power demand. The measured d-axis current ld is kept at OA to maintain 
unity power factor. The de-link voltage Vdc level is kept a lmost constant at its 
reference value of lSOV while maintaining the sinusoidal current line currents 
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Figure 4-43: Dynamic response for load power changes. From top: De-link 
output voltage Vdc (250V jdiv), measured d-axis current ld and q-axis current lq, 
and phase a current (SA/div). 
(a) Load power increasing 143% (b) Load power decreasing 143% 
The converter's dynamic behaviors under step changes in de output voltage 
reference Vdc,ref are shown in Figure 4-44 (a) and (b) . The voltage Vdc,ref increases 
from 150V to 235V and decreases from 235V to 150V. With the proposed control 
method and the estimated parameters of the proportional integral regulators, the 
actual de-link voltage Vdc increases and decreases according to the change of the de 
voltage reference magnitude. Consequently, the measured three phase currents 
given by l q and !9 ,a in Figure 4-44 are also increased and decreased steadily to new 
values while maintaining the d-axis ld current at OA. 
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Figure 4-44: Dynamic response for changes in de voltage reference V dc,ref· rom 
top: De-link output voltage Vdc (250V jdiv), measured d-axis current ld and q-
axis current lq, and phase a current (SA/div). 
(a) Vdc,ret increased from 150Vto 235V (b) Vdc,refdecreased from 235Vto 150V 
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4.9 Experimental Results of the Proposed Virtual Flux Oriented 
Control under Unbalanced Three Phase Voltage Supply 
Performance of the proposed VFOC is also experimentally studied during an 
unbalanced three phase voltage input condition. The unbalanced voltage supply is 
achieved by decreasing the magnitude of the phase a voltage to 66% of the voltage 
magnitude during the balanced condition. Figure 4-45 shows the experimental 
unbalanced three phase voltage waveforms with reduced magnitude on the phase a 
voltage. The proposed control method is able to maintain almost sinusoidal three 
phase currents with unity power factor and low total harmonic distortion as shown 
in Figure 4-46 and Figure 4-47. Due to the decrement of the phase a voltage 
magnitude, the magnitude of the phase a current is also slightly reduced compared 
with the currents on the other two phases. Figure 4-48 shows the experimental 
waveforms obtained during rapid change of load power. The magnitude of the 
measured q-axis current lq and the phase a current lg,a are increasing 
simultaneously to fulfill increases of the load power demand. The measured d-axis 
current ld is maintained at OA and the de-link voltage is kept at lSOV according to its 
reference value. 
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Figure 4-45: Unbalanced three phase input voltages (75V /div) 
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Figure 4-46: Phase voltages (75V jdiv) and currents (2.5A/div) at unity power 
factor. From top: Phase a voltage and current, Phase b voltage and current 
1imnJ so. omv · ---125 f-i i - u~· ~o: o oooo s -
Figure 4-47: Harmonic spectrum ofthe input line current 
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Figure 4-48: Dynamic response when the load power increased. From top: De-
link output voltage Vdc (250V /div), measured d-axis current ld and q-axis 
current lq, and phase a current (5A/div) 
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4.10 Chapter Summary and Discussions 
This chapter investigates a new approach to develop a control method for the 
front-end Pulse Width Modulator (PWM) ac-dc converter that is applicable for low 
and medium power voltage source inverter (VSI) system applications. The proposed 
Virtual Flux Oriented Control (VFOC) is developed by adapting and manipulating the 
Voltage Oriented Control (VOC) method and the instantaneous active and reactive 
power estimation techniques used in the Virtual Flux Direct Power Control (VFDPC). 
The use of three voltage sensors for measuring the magnitude and the angle of the 
grid three phase voltages, are avoided by applying a virtual flux concept in 
developing the control structure of the front-end ac-dc converter. The virtual flux 
control is used to extract the grid voltage information from the converter switching 
states, de-link output voltage and three phase input currents. The voltage equations 
of the PWM ac-dc converter in a synchronous rotating reference frame 
incorporating the virtual flux components are newly derived. The proposed VFOC 
utilizes the decoupling control structure and feed-forward components to enhance 
the converter performance during balanced, unbalanced and distorted supply 
voltage. In addition, a digital phase locked loop (PLL) has been employed to estimate 
the grid virtual flux vector angle for the frame transformation purposes. A similar 
compensation method to correct the magnitude and phase errors of the estimated 
virtual flux components, used by a previously discussed Virtual Flux Direct Power 
Control (VFDPC), is implemented in the proposed VFOC. The VFOC scheme which 
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consists of the discrete proportional integral (PI) regulators in the outer voltage 
control loop and the inner current control loop, and operates with the sinusoidal 
pulse width modulator, has been successfully simulated in a Matlab/Simulink 
discrete environment. The experimental prototype of the ac-dc converter has been 
developed to implement and verify the proposed control method. The control 
algorithm is developed by using Matlab/Simulink and the real-time implementation 
with the dSPACE DS1104 digital signal processing board. The simulation and 
experimental results show that the proposed VFOC is able to produce fixed 




5.1 Hardware Development 
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The experimental set-up is developed in the MUN Power Devices and System 
Research Lab in order to study and examine the operating characteristics of the 
proposed Virtual Flux Direct Power Control (VFDPC) and Virtual Flux Oriented 
Control (VFOC) schemes. Figure 5-1 shows the picture of the whole experimental 
set-up used in this work. The main components of the experimental set-up are 
labeled as follows: 
(1) Three phase transformer 
(2) Three phase variable tap transformer 
(3) Circuit breaker 
( 4) Three phase line inductors 
(5) Voltage and current sensors 
(6) Three phase pulse width modulated ac-dc converter 
(7) IGBT driver modules 
(8) De power supply for the driver modules 
(9) De-link capacitors 
(10) Resistor bank 
(11) Digital Signal Processor DS1104 connector panel 
(12) Digital scopemeter 
(13) Oscilloscope 
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Figure 5-1: Physical layout of the main components in experimental set-up 
A three phase pulse width modulated ac-dc conver ter is const ructed using six 
power insulated gate bipolar transistors (IGBTs) type G4PSC71K and six ultrafast 
high voltage diodes type HFA08TB60 from International Rectifier . Each IGBT is 
rated at 600V, 60A and connected with an anti parallel ultrafast recovery high 
voltage diode. The rating of each diode is 600V, SA. Figure 5-2 shows the picture of 
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the three phase ac-dc converter power circuit. The ac-dc converter is connected to 
the three phase transformer via three phase line inductors. Two inductors are 
connected in series to obtain a total inductance of lSmH at each phase. The 
inductors are rated at 20A, 50/60Hz and manufactured by Hammond. The 
photographs of the three phase transformer and the line inductors are shown in 
Figure S-3 and Figure S-4, respectively. 
The de-link electrolytic type capacitor at the output of the ac-dc converter is 
used to reduce the ripple and obtain a stable and constant de voltage. The capacitor 
is connected in parallel with a load of resistor bank. The resistor bank is used to 
perform various experimental tests involving load power demand changes. Figure 
5-S and Figure S-6 show the de-link capacitor and the resistor bank used in the 
experiments. 
Figure 5-2: Three phase ac-dc converter power circuit 
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Figure 5-3: Three phase line inductors 
Figure 5-4: Three phase transformer 
Figure 5-5: De-link capacitor 
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Figure 5-6: A resistor bank is shown by a label 10 in the experimental set-up 
picture 
An IGBT is a voltage controlled device that needs an appropriate level of voltage 
to be supplied across its gate-emitter terminals in order to turn the device on and 
off. According to the technical data specifications, the IGBT requires voltage in the 
range of+ 15V to +20V to turn on, and OV to -20V to turn off. However, the negative 
voltage magnitude is preferred for turning the power device off. The negative 
voltage will completely discharge the IGBT's internal input capacitance. Therefore, 
the gate drivers are developed as an interface between the DSP board signal output 
terminals and the power switches terminals. The gate drivers receive the switching 
signals from the DS-1104 terminals and amplify them to the correct level to drive 
the IGBT devices. Three modules of gate driver are developed with each module is 
used to drive the two IGBTs which are connected in series on the same leg of the ac-
de converter. Each module consists of three main parts, namely an isolated switch 
mode de-de converter, a dead time control and optocoupler circuits. The switch 
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mode de-de converter is constructed by using a push-pull topology due to its ability 
to step up the low input 12V de voltage and provide isolated grounding points to the 
IGBTs. Figure 5-7 shows a structure layout of the isolated de-de converter which 
provides two ±15V de output voltages with two isolated grounding systems. The 
two MOSFETs are driven by high frequency pulses produced by the PWM generator 
integrated chip (IC) type SG3524 manufactured by STMicroelectronics. The high 
frequency transformer is constructed such that there are two secondary centre tap 
windings for generating two isolated de output voltage supplies. The transformer is 
wound around the EFD10 magnetic core. The switching signals from the 
transformer secondary windings are fed to the voltage regulators to obtain constant 
±15V de voltage. 
Dead-time control is necessary to provide protection against a shoot-through 
fault in the converter leg. The dead time control block is adjusted manually by 
changing a resistance value of the variable resistor shown in Figure S-8. The 
switching signals from the dead time control block are connected to the two 
optocoupler circuits as presented in Figure S-9. Two gate drive optocoupler ICs type 
HCPL3150 manufactured by Hewlett Packard are utilized to provide isolation and 
protection of the DSP controller board from any incoming surge or high voltage 
signals from the power ac-dc converter. Figure 5-10 shows the picture of developed 
gate driver modules for the three phase PWM ac-dc converter. 
Vdc=12V + 





PWM upper leg 
PWM lower leg 






Figure 5-9: Gate drive optocoupler block diagram 
Figure 5-10: Gate driver modules for three phase ac-dc converter 
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5.2 DS1104 Digital Signal Processing Board 
The controlled and PWM signals generation for the three phase ac-dc converter 
are practically implemented by utilizing the 051104 controller board inserted in a 
desktop computer. The 051104 OSP board consists of a MPC8240 floating point 
digital signal processor with a CPU speed of 250Mhz as the 64-bit master (main) 
processor, and a TMS320F240 fixed point digital signal processor with a CPU speed 
of 20Mhz as the 16-bit slave processor. The connector panel as shown in Figure 5-11 
provides easy-to-use connections between the 051104 and the devices to be 
connected to it. Some of the main features offered by the controller board are 
summarized as follows: 
• Four muxed channels 16-bit analog to digital converter (AOC) and four 
channels 12-bit AOC. The AOC has ±10V input voltage range. Therefore, all 
the measurement signals have to be rescaled before entering the OSP board 
via the OSP connector panel. 
• Eight channels 16-bit digital to analog converter (OAC). The OAC has ±10V 
output voltage range. 
• 20-bit digital input/output (I/0) with Transistor-Transistor Logic (TTL) I/ 0 
levels. According to the standard technical specifications, TTL circuits 
operate with a SV power supply. A TTL input signal is defined as "low" when 
the magnitude of the input signal voltage is between Ov and O.SV, and "high" 
when the magnitude is between 2.2V and SV. Meanwhile, the TTL "low" 
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output signal has a voltage level between OV and 0.4V, and between 2.6V and 
SV for a "high" output signal. 
• The slave processor supports high speed Pulse Width Modulation (PWM) 
signals generation which includes one independent three phase PWM output 
and four independent single phase PWM output. 
• Contro!Desk software is provided by the dSPACE for managing and 
monitoring the Matlab/Simulink operation and the real-time implementation. 
The Contro!Desk provides a platform for the user to change the control 
parameters and monitoring the important waveforms from the converter 
system in a real-time manner without interrupting the whole system 
operation. Figure 5-12 (a) and (b) show the screenshots of Contro!Desk 
software used in the proposed control schemes. 
Figure 5-11: Digital Signal Processor DS1104 connector panel 
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Figure 5-12: Screenshots from the ControlDesk software. (a) Screenshot of the 
proposed Virtual Flux Direct Power Control (b) Screenshot ofthe proposed 
Virtual Flux Oriented Control 
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Chapter 6 
Conclusions and Suggestions for Future Work 
The aim of this thesis is to obtain theoretical and practical knowledge about the 
operation, control and implementation of a grid connected front-end three phase ac-
dc converter. Two control methods for the three phase ac-dc converter have been 
developed, analyzed and implemented. The first control method, the Virtual Flux 
Direct Power Control (VFDPC) utilizes a virtual flux concept in the control scheme. 
The virtual flux control technique is used to extract the grid voltage information 
from the converter switching states, de output voltage, and line currents. Two 
improvements on the VFDPC have been proposed in this thesis. The first 
improvement is on the aspect of virtual flux estimation procedures and the second 
improvement is on the aspect of the proper switching state selection by the 
switching look-up table. 
In subchapter 3.2, detailed explanations are given regarding a method to 
compensate for the virtual flux magnitude and phase errors produced by a 
conventional simple low-pass filter. Those errors are undesirable since they can 
generate an incorrect selection of the voltage vectors from the switching look-up 
table. 
The fundamental idea of Direct Power Control (DPC) is a direct control of active 
and reactive powers without any internal current control loop and pulse width 
200 
modulator. The switching states for the power converter are selected via a switching 
table. The states are chosen based on the instantaneous error between the measured 
and the desired active and reactive powers. Therefore, the accuracy of the power 
calculations is required to achieve satisfactory performance. The correct result of 
power calculations is obtained by using the appropriate mathematical equations of 
active and reactive powers. Subchapters 3.3.1 and 3.3.2 present an intensive 
explanation of the steps required for deriving the active and reactive powers which 
incorporate the virtual flux theory in both the synchronous rotating reference frame 
and the stationary reference frame. The derivation procedures of the active and 
reactive powers presented in this thesis lead to the development of a new switching 
look-up table for VFDPC. A comprehensive and systematic approach has been 
presented in developing the switching table. The switching table is developed by 
differentiating the active and reactive power equations. In this way, the switching 
table is able to choose the best converter voltage vector in order to ensure smooth 
control of instantaneous active and reactive powers. 
Fixed band hysteresis controllers used in the VFDPC have been recognized as a 
major contribution of variable switching frequency in the signals sent to the power 
switches of the ac-dc converter. In order to overcome the problem of variable 
switching frequency experienced by the VFDPC while preserving the advantages of 
applying a virtual flux concept in the control system, another control scheme for the 
three phase ac-dc converter has been proposed. The new control scheme namely, 
the Virtual Flux Oriented Control (VFOC) is introduced and developed from the 
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knowledge of Voltage Oriented Control (VOC) operation and the active and reactive 
powers derivation procedures. A mathematical model of the voltage source rectifier 
(ac-dc converter) incorporating the virtual flux components as shown by the 
equations (4.13) and (4.14) are newly derived. Both equations are used for 
developing the control structure of VFOC. Consequently, the proposed VFOC is able 
to include the decoupling and the feed-forward components to enhance the 
converter performance during both steady state and transient conditions. Some 
guidelines for tuning the proportional integral (PI) parameters of the current 
controller as well as the de-link voltage controller are given in Chapter 4. The step 
and frequency response analysis have been used to verify and guide the selection of 
the PI parameters. 
Simulations and experiments on the proposed VFDPC and VFOC schemes for the 
three phase ac-dc converter have been conducted to investigate and analyze the 
converter's steady state and dynamic performances under balanced, unbalanced and 
distorted voltage supply conditions. The results show that the VFDPC utilizing the 
new switching look-up table and the new VFOC scheme are able to produce almost 
sinusoidal three phase input currents with low total harmonic distortion, unity 
power factor, and adjustable power factor operation mode and de-link output 
voltage. 
While performing the study, the thesis makes the following contributions: 
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i) It performs a derivation technique to estimate the input instantaneous 
active and reactive power based on the grid virtual flux in both the 
stationary reference frame and the rotating synchronous reference frame. 
ii) It proposes an improved grid virtual flux estimator, to correct the 
magnitude and phase errors of the grid virtual flux estimation. 
iii) It introduces a comprehensive and systematic approach in developing a new 
switching table for virtual flux direct power control (VFDPC). The approach 
will provide detailed information regarding the effects of a particular 
converter voltage vector to the active and reactive power distributions. 
iv) It proposes a new virtual flux oriented control (VFOC) method which 
operates without grid voltage sensors. The control scheme generates a fixed 
switching frequency and utilizes the decoupling and feed-forward 
components to enhance the converter control performance during balanced 
and non-ideal conditions of grid voltage supply. 
v) A mathematical model of the three phase ac-dc converter in a rotating 
synchronous reference frame incorporating the virtual flux concept is newly 
derived. The model is used to develop the VFOC structure. 
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vi) It develops a simulation and an experimental set-up to verify the proposed 
improvement schemes on the VFDPC and the newly designed VFOC. The 
development of the control algorithms is performed using Matlab/Simulink 
and the real-time implementation with a dSPACE DS-1104 digital signal 
processor board. 
Several recommendations for future work are listed as follows: 
• Investigation on the application of the front-end PWM rectifier working with 
the proposed control schemes having an output load of voltage source 
inverter driving the electrical machine in general. 
• Investigation on the application of the proposed control methods to grid 
connected inverter system where the de voltage is supplied by the batteries, 
solar cells or fuel cells. 
• The technique used in developing the new switching table, can be extended 
for developing a switching table for multi-level converter. 
• The sinusoidal pulse width modulation (SPWM) is used by the proposed 
VFOC to produce a fixed switching frequency. However, other switching 
strategies such as a space vector modulation (SVM) and a third harmonic 
injection sinusoidal pulse width modulation (THISPWM) can be investigated 
for replacing the SPWM. 
• Application of intelligent control techniques such as neuro-fuzzy, neural 
network, fuzzy logic and genetic algorithm incorporating a switching table in 
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the Virtual Flux Direct Power Control can be further investigated to enhance 
the converter performance both in steady and transient state conditions. 
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*/New Switching Table for the Virtual Flux Direct Power Control Used in the Three Phase 
PWM AC-DC Converter*/ 
*/Written by Azziddin Mohamad Razali* I 
¥def'n~ S FU~CTI0N NAME A-:iddi& DP~ 
:!f·in .... ~lude "tntvvtypes. h" 
#incl0d~ "simstruc.h" 
static void mdlini tializeSizes.( SimStruct * S) 
{ 
ssSetNumContStates ( S , 0) ; /* number of continuous states ·• I 
ssSetNumDiscStates ( S, 0) ; /*number of discrete states *I 
ssSetNuminputs ( S , 3) ; /* number of inputs *I 
ssSetNumOutputs (S , 3) ; /* number of outputs */ 
ssSetDirectFeedThrough (S , 1) ; /* direct feedthrough flag ·•; 
ssSetNumSampleTimes (S , 1) ; /*number of sample times*/ 
ssSetNuminputArgs (S , 0) ; 
ssSetNumRWork (S , O); /*number of real work vector elements * / 
ssSetNumiWork (S , O) ; /* number of integer work vector elements * / 
ssSetNumPWork (S , O) ; /* number of pointer work vector elements*/ 
ssSetNumModes (S , 0) ; /* number of mode \·wrk vector elements *I 
ssSetNumNonsampledZCs (S , 0) ; /*number of nonsampled zero crossings~- I 
ssSetOptions (S , O) ; /*general options (SS_OPTION_x x) */ 
static void mdlinitializeSampleTimes (SimStruct *S) 
ssSetSampleTime (S , 0 , INHERITED_SAMPLE_TIME) ; 
ssSetOffsetTime (S , 0 , 0.0); 
static void mdlinitializeConditions (real T *xO, SimStruct *S) 
static void mdlOutputs (real_T *y , canst real_T *x , canst real T *u , 
SimStruct *S, int_T tid) 
/*inputs : active power u[22) , reactive power u[1) and angle u[2] 
For active power =1 (increase) */ 
if(u[O] == 1 & u[2] == 1 & 
y[O] = 0 ; y[1] 1; y[2] 
else if(u[O] == 1 & u[2] == 
y[O] = 1; y[1] 0 ; y[2] 
u [1] == 1) { 
1; } 




e l se if( u[O] -- l & u [2] -- 2 & u (l ] l ) ( 
y[O] = 0 ; y [1] 1; y[2 ] 0 ; ) 
e ls e if (u [ O] -- 1 & u [2] -- 2 & u [1 ] 0 ) ( 
y[O] = 1; y [1] 0 ; y[2] 1; ) 
els e if( u [ O] -- 1 & u[2] -- 3 & u [ 1 ] 1 ) ( 
y[O] = 0 ; y [1] 1; y [ 2] 1;) 




static vo i d mdlDerivatives (real_ T *dx , const r eal T *x , cons t re a l T *u , 
SimStruct *S , int T t i d ) 
( 
} 
static void mdlTerminate (SimStruct *S) 
( 
/ -;. This f .i lt::: t;r: inc:r cr:-mp.:i. C'"'_i -1:::.: ,::} ~/T~X- ,_-·_: }(. 
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